dm.h 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2009-2012 Realtek Corporation.
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms of version 2 of the GNU General Public License as
  7. * published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. * You should have received a copy of the GNU General Public License along with
  15. * this program; if not, write to the Free Software Foundation, Inc.,
  16. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  17. *
  18. * The full GNU General Public License is included in this distribution in the
  19. * file called LICENSE.
  20. *
  21. * Contact Information:
  22. * wlanfae <wlanfae@realtek.com>
  23. * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,
  24. * Hsinchu 300, Taiwan.
  25. *
  26. * Larry Finger <Larry.Finger@lwfinger.net>
  27. *
  28. *****************************************************************************/
  29. #ifndef __RTL92C_DM_H__
  30. #define __RTL92C_DM_H__
  31. #define HAL_DM_DIG_DISABLE BIT(0)
  32. #define HAL_DM_HIPWR_DISABLE BIT(1)
  33. #define OFDM_TABLE_LENGTH 37
  34. #define CCK_TABLE_LENGTH 33
  35. #define OFDM_TABLE_SIZE 37
  36. #define CCK_TABLE_SIZE 33
  37. #define BW_AUTO_SWITCH_HIGH_LOW 25
  38. #define BW_AUTO_SWITCH_LOW_HIGH 30
  39. #define DM_DIG_THRESH_HIGH 40
  40. #define DM_DIG_THRESH_LOW 35
  41. #define DM_FALSEALARM_THRESH_LOW 400
  42. #define DM_FALSEALARM_THRESH_HIGH 1000
  43. #define DM_DIG_MAX 0x3e
  44. #define DM_DIG_MIN 0x1e
  45. #define DM_DIG_FA_UPPER 0x32
  46. #define DM_DIG_FA_LOWER 0x20
  47. #define DM_DIG_FA_TH0 0x20
  48. #define DM_DIG_FA_TH1 0x100
  49. #define DM_DIG_FA_TH2 0x200
  50. #define DM_DIG_BACKOFF_MAX 12
  51. #define DM_DIG_BACKOFF_MIN -4
  52. #define DM_DIG_BACKOFF_DEFAULT 10
  53. #define RXPATHSELECTION_SS_TH_lOW 30
  54. #define RXPATHSELECTION_DIFF_TH 18
  55. #define DM_RATR_STA_INIT 0
  56. #define DM_RATR_STA_HIGH 1
  57. #define DM_RATR_STA_MIDDLE 2
  58. #define DM_RATR_STA_LOW 3
  59. #define CTS2SELF_THVAL 30
  60. #define REGC38_TH 20
  61. #define WAIOTTHVal 25
  62. #define TXHIGHPWRLEVEL_NORMAL 0
  63. #define TXHIGHPWRLEVEL_LEVEL1 1
  64. #define TXHIGHPWRLEVEL_LEVEL2 2
  65. #define TXHIGHPWRLEVEL_BT1 3
  66. #define TXHIGHPWRLEVEL_BT2 4
  67. #define DM_TYPE_BYFW 0
  68. #define DM_TYPE_BYDRIVER 1
  69. #define TX_POWER_NEAR_FIELD_THRESH_LVL2 74
  70. #define TX_POWER_NEAR_FIELD_THRESH_LVL1 67
  71. struct swat_t {
  72. u8 failure_cnt;
  73. u8 try_flag;
  74. u8 stop_trying;
  75. long pre_rssi;
  76. long trying_threshold;
  77. u8 cur_antenna;
  78. u8 pre_antenna;
  79. };
  80. enum tag_dynamic_init_gain_operation_type_definition {
  81. DIG_TYPE_THRESH_HIGH = 0,
  82. DIG_TYPE_THRESH_LOW = 1,
  83. DIG_TYPE_BACKOFF = 2,
  84. DIG_TYPE_RX_GAIN_MIN = 3,
  85. DIG_TYPE_RX_GAIN_MAX = 4,
  86. DIG_TYPE_ENABLE = 5,
  87. DIG_TYPE_DISABLE = 6,
  88. DIG_OP_TYPE_MAX
  89. };
  90. enum tag_cck_packet_detection_threshold_type_definition {
  91. CCK_PD_STAGE_LowRssi = 0,
  92. CCK_PD_STAGE_HighRssi = 1,
  93. CCK_FA_STAGE_Low = 2,
  94. CCK_FA_STAGE_High = 3,
  95. CCK_PD_STAGE_MAX = 4,
  96. };
  97. enum dm_1r_cca_e {
  98. CCA_1R = 0,
  99. CCA_2R = 1,
  100. CCA_MAX = 2,
  101. };
  102. enum dm_rf_e {
  103. RF_SAVE = 0,
  104. RF_NORMAL = 1,
  105. RF_MAX = 2,
  106. };
  107. enum dm_sw_ant_switch_e {
  108. ANS_ANTENNA_B = 1,
  109. ANS_ANTENNA_A = 2,
  110. ANS_ANTENNA_MAX = 3,
  111. };
  112. enum dm_dig_ext_port_alg_e {
  113. DIG_EXT_PORT_STAGE_0 = 0,
  114. DIG_EXT_PORT_STAGE_1 = 1,
  115. DIG_EXT_PORT_STAGE_2 = 2,
  116. DIG_EXT_PORT_STAGE_3 = 3,
  117. DIG_EXT_PORT_STAGE_MAX = 4,
  118. };
  119. enum dm_dig_connect_e {
  120. DIG_STA_DISCONNECT = 0,
  121. DIG_STA_CONNECT = 1,
  122. DIG_STA_BEFORE_CONNECT = 2,
  123. DIG_MULTISTA_DISCONNECT = 3,
  124. DIG_MULTISTA_CONNECT = 4,
  125. DIG_CONNECT_MAX
  126. };
  127. void rtl92c_dm_init(struct ieee80211_hw *hw);
  128. void rtl92c_dm_watchdog(struct ieee80211_hw *hw);
  129. void rtl92c_dm_write_dig(struct ieee80211_hw *hw);
  130. void rtl92c_dm_init_edca_turbo(struct ieee80211_hw *hw);
  131. void rtl92c_dm_check_txpower_tracking(struct ieee80211_hw *hw);
  132. void rtl92c_dm_init_rate_adaptive_mask(struct ieee80211_hw *hw);
  133. void rtl92c_dm_rf_saving(struct ieee80211_hw *hw, u8 bforce_in_normal);
  134. void rtl92c_dm_bt_coexist(struct ieee80211_hw *hw);
  135. void rtl92ce_dm_dynamic_txpower(struct ieee80211_hw *hw);
  136. #endif