dm_common.c 54 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2009-2012 Realtek Corporation.
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms of version 2 of the GNU General Public License as
  7. * published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. * You should have received a copy of the GNU General Public License along with
  15. * this program; if not, write to the Free Software Foundation, Inc.,
  16. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  17. *
  18. * The full GNU General Public License is included in this distribution in the
  19. * file called LICENSE.
  20. *
  21. * Contact Information:
  22. * wlanfae <wlanfae@realtek.com>
  23. * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,
  24. * Hsinchu 300, Taiwan.
  25. *
  26. * Larry Finger <Larry.Finger@lwfinger.net>
  27. *
  28. *****************************************************************************/
  29. #include <linux/export.h>
  30. #include "dm_common.h"
  31. #include "phy_common.h"
  32. #include "../pci.h"
  33. #include "../base.h"
  34. #define BT_RSSI_STATE_NORMAL_POWER BIT_OFFSET_LEN_MASK_32(0, 1)
  35. #define BT_RSSI_STATE_AMDPU_OFF BIT_OFFSET_LEN_MASK_32(1, 1)
  36. #define BT_RSSI_STATE_SPECIAL_LOW BIT_OFFSET_LEN_MASK_32(2, 1)
  37. #define BT_RSSI_STATE_BG_EDCA_LOW BIT_OFFSET_LEN_MASK_32(3, 1)
  38. #define BT_RSSI_STATE_TXPOWER_LOW BIT_OFFSET_LEN_MASK_32(4, 1)
  39. #define RTLPRIV (struct rtl_priv *)
  40. #define GET_UNDECORATED_AVERAGE_RSSI(_priv) \
  41. ((RTLPRIV(_priv))->mac80211.opmode == \
  42. NL80211_IFTYPE_ADHOC) ? \
  43. ((RTLPRIV(_priv))->dm.entry_min_undecoratedsmoothed_pwdb) : \
  44. ((RTLPRIV(_priv))->dm.undecorated_smoothed_pwdb)
  45. static const u32 ofdmswing_table[OFDM_TABLE_SIZE] = {
  46. 0x7f8001fe,
  47. 0x788001e2,
  48. 0x71c001c7,
  49. 0x6b8001ae,
  50. 0x65400195,
  51. 0x5fc0017f,
  52. 0x5a400169,
  53. 0x55400155,
  54. 0x50800142,
  55. 0x4c000130,
  56. 0x47c0011f,
  57. 0x43c0010f,
  58. 0x40000100,
  59. 0x3c8000f2,
  60. 0x390000e4,
  61. 0x35c000d7,
  62. 0x32c000cb,
  63. 0x300000c0,
  64. 0x2d4000b5,
  65. 0x2ac000ab,
  66. 0x288000a2,
  67. 0x26000098,
  68. 0x24000090,
  69. 0x22000088,
  70. 0x20000080,
  71. 0x1e400079,
  72. 0x1c800072,
  73. 0x1b00006c,
  74. 0x19800066,
  75. 0x18000060,
  76. 0x16c0005b,
  77. 0x15800056,
  78. 0x14400051,
  79. 0x1300004c,
  80. 0x12000048,
  81. 0x11000044,
  82. 0x10000040,
  83. };
  84. static const u8 cckswing_table_ch1ch13[CCK_TABLE_SIZE][8] = {
  85. {0x36, 0x35, 0x2e, 0x25, 0x1c, 0x12, 0x09, 0x04},
  86. {0x33, 0x32, 0x2b, 0x23, 0x1a, 0x11, 0x08, 0x04},
  87. {0x30, 0x2f, 0x29, 0x21, 0x19, 0x10, 0x08, 0x03},
  88. {0x2d, 0x2d, 0x27, 0x1f, 0x18, 0x0f, 0x08, 0x03},
  89. {0x2b, 0x2a, 0x25, 0x1e, 0x16, 0x0e, 0x07, 0x03},
  90. {0x28, 0x28, 0x22, 0x1c, 0x15, 0x0d, 0x07, 0x03},
  91. {0x26, 0x25, 0x21, 0x1b, 0x14, 0x0d, 0x06, 0x03},
  92. {0x24, 0x23, 0x1f, 0x19, 0x13, 0x0c, 0x06, 0x03},
  93. {0x22, 0x21, 0x1d, 0x18, 0x11, 0x0b, 0x06, 0x02},
  94. {0x20, 0x20, 0x1b, 0x16, 0x11, 0x08, 0x05, 0x02},
  95. {0x1f, 0x1e, 0x1a, 0x15, 0x10, 0x0a, 0x05, 0x02},
  96. {0x1d, 0x1c, 0x18, 0x14, 0x0f, 0x0a, 0x05, 0x02},
  97. {0x1b, 0x1a, 0x17, 0x13, 0x0e, 0x09, 0x04, 0x02},
  98. {0x1a, 0x19, 0x16, 0x12, 0x0d, 0x09, 0x04, 0x02},
  99. {0x18, 0x17, 0x15, 0x11, 0x0c, 0x08, 0x04, 0x02},
  100. {0x17, 0x16, 0x13, 0x10, 0x0c, 0x08, 0x04, 0x02},
  101. {0x16, 0x15, 0x12, 0x0f, 0x0b, 0x07, 0x04, 0x01},
  102. {0x14, 0x14, 0x11, 0x0e, 0x0b, 0x07, 0x03, 0x02},
  103. {0x13, 0x13, 0x10, 0x0d, 0x0a, 0x06, 0x03, 0x01},
  104. {0x12, 0x12, 0x0f, 0x0c, 0x09, 0x06, 0x03, 0x01},
  105. {0x11, 0x11, 0x0f, 0x0c, 0x09, 0x06, 0x03, 0x01},
  106. {0x10, 0x10, 0x0e, 0x0b, 0x08, 0x05, 0x03, 0x01},
  107. {0x0f, 0x0f, 0x0d, 0x0b, 0x08, 0x05, 0x03, 0x01},
  108. {0x0e, 0x0e, 0x0c, 0x0a, 0x08, 0x05, 0x02, 0x01},
  109. {0x0d, 0x0d, 0x0c, 0x0a, 0x07, 0x05, 0x02, 0x01},
  110. {0x0d, 0x0c, 0x0b, 0x09, 0x07, 0x04, 0x02, 0x01},
  111. {0x0c, 0x0c, 0x0a, 0x09, 0x06, 0x04, 0x02, 0x01},
  112. {0x0b, 0x0b, 0x0a, 0x08, 0x06, 0x04, 0x02, 0x01},
  113. {0x0b, 0x0a, 0x09, 0x08, 0x06, 0x04, 0x02, 0x01},
  114. {0x0a, 0x0a, 0x09, 0x07, 0x05, 0x03, 0x02, 0x01},
  115. {0x0a, 0x09, 0x08, 0x07, 0x05, 0x03, 0x02, 0x01},
  116. {0x09, 0x09, 0x08, 0x06, 0x05, 0x03, 0x01, 0x01},
  117. {0x09, 0x08, 0x07, 0x06, 0x04, 0x03, 0x01, 0x01}
  118. };
  119. static const u8 cckswing_table_ch14[CCK_TABLE_SIZE][8] = {
  120. {0x36, 0x35, 0x2e, 0x1b, 0x00, 0x00, 0x00, 0x00},
  121. {0x33, 0x32, 0x2b, 0x19, 0x00, 0x00, 0x00, 0x00},
  122. {0x30, 0x2f, 0x29, 0x18, 0x00, 0x00, 0x00, 0x00},
  123. {0x2d, 0x2d, 0x17, 0x17, 0x00, 0x00, 0x00, 0x00},
  124. {0x2b, 0x2a, 0x25, 0x15, 0x00, 0x00, 0x00, 0x00},
  125. {0x28, 0x28, 0x24, 0x14, 0x00, 0x00, 0x00, 0x00},
  126. {0x26, 0x25, 0x21, 0x13, 0x00, 0x00, 0x00, 0x00},
  127. {0x24, 0x23, 0x1f, 0x12, 0x00, 0x00, 0x00, 0x00},
  128. {0x22, 0x21, 0x1d, 0x11, 0x00, 0x00, 0x00, 0x00},
  129. {0x20, 0x20, 0x1b, 0x10, 0x00, 0x00, 0x00, 0x00},
  130. {0x1f, 0x1e, 0x1a, 0x0f, 0x00, 0x00, 0x00, 0x00},
  131. {0x1d, 0x1c, 0x18, 0x0e, 0x00, 0x00, 0x00, 0x00},
  132. {0x1b, 0x1a, 0x17, 0x0e, 0x00, 0x00, 0x00, 0x00},
  133. {0x1a, 0x19, 0x16, 0x0d, 0x00, 0x00, 0x00, 0x00},
  134. {0x18, 0x17, 0x15, 0x0c, 0x00, 0x00, 0x00, 0x00},
  135. {0x17, 0x16, 0x13, 0x0b, 0x00, 0x00, 0x00, 0x00},
  136. {0x16, 0x15, 0x12, 0x0b, 0x00, 0x00, 0x00, 0x00},
  137. {0x14, 0x14, 0x11, 0x0a, 0x00, 0x00, 0x00, 0x00},
  138. {0x13, 0x13, 0x10, 0x0a, 0x00, 0x00, 0x00, 0x00},
  139. {0x12, 0x12, 0x0f, 0x09, 0x00, 0x00, 0x00, 0x00},
  140. {0x11, 0x11, 0x0f, 0x09, 0x00, 0x00, 0x00, 0x00},
  141. {0x10, 0x10, 0x0e, 0x08, 0x00, 0x00, 0x00, 0x00},
  142. {0x0f, 0x0f, 0x0d, 0x08, 0x00, 0x00, 0x00, 0x00},
  143. {0x0e, 0x0e, 0x0c, 0x07, 0x00, 0x00, 0x00, 0x00},
  144. {0x0d, 0x0d, 0x0c, 0x07, 0x00, 0x00, 0x00, 0x00},
  145. {0x0d, 0x0c, 0x0b, 0x06, 0x00, 0x00, 0x00, 0x00},
  146. {0x0c, 0x0c, 0x0a, 0x06, 0x00, 0x00, 0x00, 0x00},
  147. {0x0b, 0x0b, 0x0a, 0x06, 0x00, 0x00, 0x00, 0x00},
  148. {0x0b, 0x0a, 0x09, 0x05, 0x00, 0x00, 0x00, 0x00},
  149. {0x0a, 0x0a, 0x09, 0x05, 0x00, 0x00, 0x00, 0x00},
  150. {0x0a, 0x09, 0x08, 0x05, 0x00, 0x00, 0x00, 0x00},
  151. {0x09, 0x09, 0x08, 0x05, 0x00, 0x00, 0x00, 0x00},
  152. {0x09, 0x08, 0x07, 0x04, 0x00, 0x00, 0x00, 0x00}
  153. };
  154. static void rtl92c_dm_diginit(struct ieee80211_hw *hw)
  155. {
  156. struct rtl_priv *rtlpriv = rtl_priv(hw);
  157. struct dig_t *dm_digtable = &rtlpriv->dm_digtable;
  158. dm_digtable->dig_enable_flag = true;
  159. dm_digtable->dig_ext_port_stage = DIG_EXT_PORT_STAGE_MAX;
  160. dm_digtable->cur_igvalue = 0x20;
  161. dm_digtable->pre_igvalue = 0x0;
  162. dm_digtable->cursta_connectctate = DIG_STA_DISCONNECT;
  163. dm_digtable->presta_connectstate = DIG_STA_DISCONNECT;
  164. dm_digtable->curmultista_connectstate = DIG_MULTISTA_DISCONNECT;
  165. dm_digtable->rssi_lowthresh = DM_DIG_THRESH_LOW;
  166. dm_digtable->rssi_highthresh = DM_DIG_THRESH_HIGH;
  167. dm_digtable->fa_lowthresh = DM_FALSEALARM_THRESH_LOW;
  168. dm_digtable->fa_highthresh = DM_FALSEALARM_THRESH_HIGH;
  169. dm_digtable->rx_gain_range_max = DM_DIG_MAX;
  170. dm_digtable->rx_gain_range_min = DM_DIG_MIN;
  171. dm_digtable->backoff_val = DM_DIG_BACKOFF_DEFAULT;
  172. dm_digtable->backoff_val_range_max = DM_DIG_BACKOFF_MAX;
  173. dm_digtable->backoff_val_range_min = DM_DIG_BACKOFF_MIN;
  174. dm_digtable->pre_cck_pd_state = CCK_PD_STAGE_MAX;
  175. dm_digtable->cur_cck_pd_state = CCK_PD_STAGE_MAX;
  176. }
  177. static u8 rtl92c_dm_initial_gain_min_pwdb(struct ieee80211_hw *hw)
  178. {
  179. struct rtl_priv *rtlpriv = rtl_priv(hw);
  180. struct dig_t *dm_digtable = &rtlpriv->dm_digtable;
  181. long rssi_val_min = 0;
  182. if ((dm_digtable->curmultista_connectstate == DIG_MULTISTA_CONNECT) &&
  183. (dm_digtable->cursta_connectctate == DIG_STA_CONNECT)) {
  184. if (rtlpriv->dm.entry_min_undecoratedsmoothed_pwdb != 0)
  185. rssi_val_min =
  186. (rtlpriv->dm.entry_min_undecoratedsmoothed_pwdb >
  187. rtlpriv->dm.undecorated_smoothed_pwdb) ?
  188. rtlpriv->dm.undecorated_smoothed_pwdb :
  189. rtlpriv->dm.entry_min_undecoratedsmoothed_pwdb;
  190. else
  191. rssi_val_min = rtlpriv->dm.undecorated_smoothed_pwdb;
  192. } else if (dm_digtable->cursta_connectctate == DIG_STA_CONNECT ||
  193. dm_digtable->cursta_connectctate == DIG_STA_BEFORE_CONNECT) {
  194. rssi_val_min = rtlpriv->dm.undecorated_smoothed_pwdb;
  195. } else if (dm_digtable->curmultista_connectstate ==
  196. DIG_MULTISTA_CONNECT) {
  197. rssi_val_min = rtlpriv->dm.entry_min_undecoratedsmoothed_pwdb;
  198. }
  199. return (u8) rssi_val_min;
  200. }
  201. static void rtl92c_dm_false_alarm_counter_statistics(struct ieee80211_hw *hw)
  202. {
  203. u32 ret_value;
  204. struct rtl_priv *rtlpriv = rtl_priv(hw);
  205. struct false_alarm_statistics *falsealm_cnt = &(rtlpriv->falsealm_cnt);
  206. ret_value = rtl_get_bbreg(hw, ROFDM_PHYCOUNTER1, MASKDWORD);
  207. falsealm_cnt->cnt_parity_fail = ((ret_value & 0xffff0000) >> 16);
  208. ret_value = rtl_get_bbreg(hw, ROFDM_PHYCOUNTER2, MASKDWORD);
  209. falsealm_cnt->cnt_rate_illegal = (ret_value & 0xffff);
  210. falsealm_cnt->cnt_crc8_fail = ((ret_value & 0xffff0000) >> 16);
  211. ret_value = rtl_get_bbreg(hw, ROFDM_PHYCOUNTER3, MASKDWORD);
  212. falsealm_cnt->cnt_mcs_fail = (ret_value & 0xffff);
  213. falsealm_cnt->cnt_ofdm_fail = falsealm_cnt->cnt_parity_fail +
  214. falsealm_cnt->cnt_rate_illegal +
  215. falsealm_cnt->cnt_crc8_fail + falsealm_cnt->cnt_mcs_fail;
  216. rtl_set_bbreg(hw, RCCK0_FALSEALARMREPORT, BIT(14), 1);
  217. ret_value = rtl_get_bbreg(hw, RCCK0_FACOUNTERLOWER, MASKBYTE0);
  218. falsealm_cnt->cnt_cck_fail = ret_value;
  219. ret_value = rtl_get_bbreg(hw, RCCK0_FACOUNTERUPPER, MASKBYTE3);
  220. falsealm_cnt->cnt_cck_fail += (ret_value & 0xff) << 8;
  221. falsealm_cnt->cnt_all = (falsealm_cnt->cnt_parity_fail +
  222. falsealm_cnt->cnt_rate_illegal +
  223. falsealm_cnt->cnt_crc8_fail +
  224. falsealm_cnt->cnt_mcs_fail +
  225. falsealm_cnt->cnt_cck_fail);
  226. rtl_set_bbreg(hw, ROFDM1_LSTF, 0x08000000, 1);
  227. rtl_set_bbreg(hw, ROFDM1_LSTF, 0x08000000, 0);
  228. rtl_set_bbreg(hw, RCCK0_FALSEALARMREPORT, 0x0000c000, 0);
  229. rtl_set_bbreg(hw, RCCK0_FALSEALARMREPORT, 0x0000c000, 2);
  230. RT_TRACE(rtlpriv, COMP_DIG, DBG_TRACE,
  231. "cnt_parity_fail = %d, cnt_rate_illegal = %d, cnt_crc8_fail = %d, cnt_mcs_fail = %d\n",
  232. falsealm_cnt->cnt_parity_fail,
  233. falsealm_cnt->cnt_rate_illegal,
  234. falsealm_cnt->cnt_crc8_fail, falsealm_cnt->cnt_mcs_fail);
  235. RT_TRACE(rtlpriv, COMP_DIG, DBG_TRACE,
  236. "cnt_ofdm_fail = %x, cnt_cck_fail = %x, cnt_all = %x\n",
  237. falsealm_cnt->cnt_ofdm_fail,
  238. falsealm_cnt->cnt_cck_fail, falsealm_cnt->cnt_all);
  239. }
  240. static void rtl92c_dm_ctrl_initgain_by_fa(struct ieee80211_hw *hw)
  241. {
  242. struct rtl_priv *rtlpriv = rtl_priv(hw);
  243. struct dig_t *dm_digtable = &rtlpriv->dm_digtable;
  244. u8 value_igi = dm_digtable->cur_igvalue;
  245. if (rtlpriv->falsealm_cnt.cnt_all < DM_DIG_FA_TH0)
  246. value_igi--;
  247. else if (rtlpriv->falsealm_cnt.cnt_all < DM_DIG_FA_TH1)
  248. value_igi += 0;
  249. else if (rtlpriv->falsealm_cnt.cnt_all < DM_DIG_FA_TH2)
  250. value_igi++;
  251. else if (rtlpriv->falsealm_cnt.cnt_all >= DM_DIG_FA_TH2)
  252. value_igi += 2;
  253. if (value_igi > DM_DIG_FA_UPPER)
  254. value_igi = DM_DIG_FA_UPPER;
  255. else if (value_igi < DM_DIG_FA_LOWER)
  256. value_igi = DM_DIG_FA_LOWER;
  257. if (rtlpriv->falsealm_cnt.cnt_all > 10000)
  258. value_igi = 0x32;
  259. dm_digtable->cur_igvalue = value_igi;
  260. rtl92c_dm_write_dig(hw);
  261. }
  262. static void rtl92c_dm_ctrl_initgain_by_rssi(struct ieee80211_hw *hw)
  263. {
  264. struct rtl_priv *rtlpriv = rtl_priv(hw);
  265. struct dig_t *dm_digtable = &rtlpriv->dm_digtable;
  266. if (rtlpriv->falsealm_cnt.cnt_all > dm_digtable->fa_highthresh) {
  267. if ((dm_digtable->backoff_val - 2) <
  268. dm_digtable->backoff_val_range_min)
  269. dm_digtable->backoff_val =
  270. dm_digtable->backoff_val_range_min;
  271. else
  272. dm_digtable->backoff_val -= 2;
  273. } else if (rtlpriv->falsealm_cnt.cnt_all < dm_digtable->fa_lowthresh) {
  274. if ((dm_digtable->backoff_val + 2) >
  275. dm_digtable->backoff_val_range_max)
  276. dm_digtable->backoff_val =
  277. dm_digtable->backoff_val_range_max;
  278. else
  279. dm_digtable->backoff_val += 2;
  280. }
  281. if ((dm_digtable->rssi_val_min + 10 - dm_digtable->backoff_val) >
  282. dm_digtable->rx_gain_range_max)
  283. dm_digtable->cur_igvalue = dm_digtable->rx_gain_range_max;
  284. else if ((dm_digtable->rssi_val_min + 10 -
  285. dm_digtable->backoff_val) < dm_digtable->rx_gain_range_min)
  286. dm_digtable->cur_igvalue = dm_digtable->rx_gain_range_min;
  287. else
  288. dm_digtable->cur_igvalue = dm_digtable->rssi_val_min + 10 -
  289. dm_digtable->backoff_val;
  290. RT_TRACE(rtlpriv, COMP_DIG, DBG_TRACE,
  291. "rssi_val_min = %x backoff_val %x\n",
  292. dm_digtable->rssi_val_min, dm_digtable->backoff_val);
  293. rtl92c_dm_write_dig(hw);
  294. }
  295. static void rtl92c_dm_initial_gain_multi_sta(struct ieee80211_hw *hw)
  296. {
  297. static u8 initialized; /* initialized to false */
  298. struct rtl_priv *rtlpriv = rtl_priv(hw);
  299. struct dig_t *dm_digtable = &rtlpriv->dm_digtable;
  300. struct rtl_mac *mac = rtl_mac(rtl_priv(hw));
  301. long rssi_strength = rtlpriv->dm.entry_min_undecoratedsmoothed_pwdb;
  302. bool multi_sta = false;
  303. if (mac->opmode == NL80211_IFTYPE_ADHOC)
  304. multi_sta = true;
  305. if (!multi_sta ||
  306. dm_digtable->cursta_connectctate != DIG_STA_DISCONNECT) {
  307. initialized = false;
  308. dm_digtable->dig_ext_port_stage = DIG_EXT_PORT_STAGE_MAX;
  309. return;
  310. } else if (initialized == false) {
  311. initialized = true;
  312. dm_digtable->dig_ext_port_stage = DIG_EXT_PORT_STAGE_0;
  313. dm_digtable->cur_igvalue = 0x20;
  314. rtl92c_dm_write_dig(hw);
  315. }
  316. if (dm_digtable->curmultista_connectstate == DIG_MULTISTA_CONNECT) {
  317. if ((rssi_strength < dm_digtable->rssi_lowthresh) &&
  318. (dm_digtable->dig_ext_port_stage != DIG_EXT_PORT_STAGE_1)) {
  319. if (dm_digtable->dig_ext_port_stage ==
  320. DIG_EXT_PORT_STAGE_2) {
  321. dm_digtable->cur_igvalue = 0x20;
  322. rtl92c_dm_write_dig(hw);
  323. }
  324. dm_digtable->dig_ext_port_stage = DIG_EXT_PORT_STAGE_1;
  325. } else if (rssi_strength > dm_digtable->rssi_highthresh) {
  326. dm_digtable->dig_ext_port_stage = DIG_EXT_PORT_STAGE_2;
  327. rtl92c_dm_ctrl_initgain_by_fa(hw);
  328. }
  329. } else if (dm_digtable->dig_ext_port_stage != DIG_EXT_PORT_STAGE_0) {
  330. dm_digtable->dig_ext_port_stage = DIG_EXT_PORT_STAGE_0;
  331. dm_digtable->cur_igvalue = 0x20;
  332. rtl92c_dm_write_dig(hw);
  333. }
  334. RT_TRACE(rtlpriv, COMP_DIG, DBG_TRACE,
  335. "curmultista_connectstate = %x dig_ext_port_stage %x\n",
  336. dm_digtable->curmultista_connectstate,
  337. dm_digtable->dig_ext_port_stage);
  338. }
  339. static void rtl92c_dm_initial_gain_sta(struct ieee80211_hw *hw)
  340. {
  341. struct rtl_priv *rtlpriv = rtl_priv(hw);
  342. struct dig_t *dm_digtable = &rtlpriv->dm_digtable;
  343. RT_TRACE(rtlpriv, COMP_DIG, DBG_TRACE,
  344. "presta_connectstate = %x, cursta_connectctate = %x\n",
  345. dm_digtable->presta_connectstate,
  346. dm_digtable->cursta_connectctate);
  347. if (dm_digtable->presta_connectstate == dm_digtable->cursta_connectctate
  348. || dm_digtable->cursta_connectctate == DIG_STA_BEFORE_CONNECT
  349. || dm_digtable->cursta_connectctate == DIG_STA_CONNECT) {
  350. if (dm_digtable->cursta_connectctate != DIG_STA_DISCONNECT) {
  351. dm_digtable->rssi_val_min =
  352. rtl92c_dm_initial_gain_min_pwdb(hw);
  353. rtl92c_dm_ctrl_initgain_by_rssi(hw);
  354. }
  355. } else {
  356. dm_digtable->rssi_val_min = 0;
  357. dm_digtable->dig_ext_port_stage = DIG_EXT_PORT_STAGE_MAX;
  358. dm_digtable->backoff_val = DM_DIG_BACKOFF_DEFAULT;
  359. dm_digtable->cur_igvalue = 0x20;
  360. dm_digtable->pre_igvalue = 0;
  361. rtl92c_dm_write_dig(hw);
  362. }
  363. }
  364. static void rtl92c_dm_cck_packet_detection_thresh(struct ieee80211_hw *hw)
  365. {
  366. struct rtl_priv *rtlpriv = rtl_priv(hw);
  367. struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
  368. struct dig_t *dm_digtable = &rtlpriv->dm_digtable;
  369. if (dm_digtable->cursta_connectctate == DIG_STA_CONNECT) {
  370. dm_digtable->rssi_val_min = rtl92c_dm_initial_gain_min_pwdb(hw);
  371. if (dm_digtable->pre_cck_pd_state == CCK_PD_STAGE_LowRssi) {
  372. if (dm_digtable->rssi_val_min <= 25)
  373. dm_digtable->cur_cck_pd_state =
  374. CCK_PD_STAGE_LowRssi;
  375. else
  376. dm_digtable->cur_cck_pd_state =
  377. CCK_PD_STAGE_HighRssi;
  378. } else {
  379. if (dm_digtable->rssi_val_min <= 20)
  380. dm_digtable->cur_cck_pd_state =
  381. CCK_PD_STAGE_LowRssi;
  382. else
  383. dm_digtable->cur_cck_pd_state =
  384. CCK_PD_STAGE_HighRssi;
  385. }
  386. } else {
  387. dm_digtable->cur_cck_pd_state = CCK_PD_STAGE_MAX;
  388. }
  389. if (dm_digtable->pre_cck_pd_state != dm_digtable->cur_cck_pd_state) {
  390. if (dm_digtable->cur_cck_pd_state == CCK_PD_STAGE_LowRssi) {
  391. if (rtlpriv->falsealm_cnt.cnt_cck_fail > 800)
  392. dm_digtable->cur_cck_fa_state =
  393. CCK_FA_STAGE_High;
  394. else
  395. dm_digtable->cur_cck_fa_state = CCK_FA_STAGE_Low;
  396. if (dm_digtable->pre_cck_fa_state !=
  397. dm_digtable->cur_cck_fa_state) {
  398. if (dm_digtable->cur_cck_fa_state ==
  399. CCK_FA_STAGE_Low)
  400. rtl_set_bbreg(hw, RCCK0_CCA, MASKBYTE2,
  401. 0x83);
  402. else
  403. rtl_set_bbreg(hw, RCCK0_CCA, MASKBYTE2,
  404. 0xcd);
  405. dm_digtable->pre_cck_fa_state =
  406. dm_digtable->cur_cck_fa_state;
  407. }
  408. rtl_set_bbreg(hw, RCCK0_SYSTEM, MASKBYTE1, 0x40);
  409. if (IS_92C_SERIAL(rtlhal->version))
  410. rtl_set_bbreg(hw, RCCK0_FALSEALARMREPORT,
  411. MASKBYTE2, 0xd7);
  412. } else {
  413. rtl_set_bbreg(hw, RCCK0_CCA, MASKBYTE2, 0xcd);
  414. rtl_set_bbreg(hw, RCCK0_SYSTEM, MASKBYTE1, 0x47);
  415. if (IS_92C_SERIAL(rtlhal->version))
  416. rtl_set_bbreg(hw, RCCK0_FALSEALARMREPORT,
  417. MASKBYTE2, 0xd3);
  418. }
  419. dm_digtable->pre_cck_pd_state = dm_digtable->cur_cck_pd_state;
  420. }
  421. RT_TRACE(rtlpriv, COMP_DIG, DBG_TRACE, "CCKPDStage=%x\n",
  422. dm_digtable->cur_cck_pd_state);
  423. RT_TRACE(rtlpriv, COMP_DIG, DBG_TRACE, "is92C=%x\n",
  424. IS_92C_SERIAL(rtlhal->version));
  425. }
  426. static void rtl92c_dm_ctrl_initgain_by_twoport(struct ieee80211_hw *hw)
  427. {
  428. struct rtl_priv *rtlpriv = rtl_priv(hw);
  429. struct dig_t *dm_digtable = &rtlpriv->dm_digtable;
  430. struct rtl_mac *mac = rtl_mac(rtl_priv(hw));
  431. if (mac->act_scanning)
  432. return;
  433. if (mac->link_state >= MAC80211_LINKED)
  434. dm_digtable->cursta_connectctate = DIG_STA_CONNECT;
  435. else
  436. dm_digtable->cursta_connectctate = DIG_STA_DISCONNECT;
  437. rtl92c_dm_initial_gain_sta(hw);
  438. rtl92c_dm_initial_gain_multi_sta(hw);
  439. rtl92c_dm_cck_packet_detection_thresh(hw);
  440. dm_digtable->presta_connectstate = dm_digtable->cursta_connectctate;
  441. }
  442. static void rtl92c_dm_dig(struct ieee80211_hw *hw)
  443. {
  444. struct rtl_priv *rtlpriv = rtl_priv(hw);
  445. struct dig_t *dm_digtable = &rtlpriv->dm_digtable;
  446. if (rtlpriv->dm.dm_initialgain_enable == false)
  447. return;
  448. if (dm_digtable->dig_enable_flag == false)
  449. return;
  450. rtl92c_dm_ctrl_initgain_by_twoport(hw);
  451. }
  452. static void rtl92c_dm_init_dynamic_txpower(struct ieee80211_hw *hw)
  453. {
  454. struct rtl_priv *rtlpriv = rtl_priv(hw);
  455. rtlpriv->dm.dynamic_txpower_enable = false;
  456. rtlpriv->dm.last_dtp_lvl = TXHIGHPWRLEVEL_NORMAL;
  457. rtlpriv->dm.dynamic_txhighpower_lvl = TXHIGHPWRLEVEL_NORMAL;
  458. }
  459. void rtl92c_dm_write_dig(struct ieee80211_hw *hw)
  460. {
  461. struct rtl_priv *rtlpriv = rtl_priv(hw);
  462. struct dig_t *dm_digtable = &rtlpriv->dm_digtable;
  463. RT_TRACE(rtlpriv, COMP_DIG, DBG_LOUD,
  464. "cur_igvalue = 0x%x, pre_igvalue = 0x%x, backoff_val = %d\n",
  465. dm_digtable->cur_igvalue, dm_digtable->pre_igvalue,
  466. dm_digtable->backoff_val);
  467. dm_digtable->cur_igvalue += 2;
  468. if (dm_digtable->cur_igvalue > 0x3f)
  469. dm_digtable->cur_igvalue = 0x3f;
  470. if (dm_digtable->pre_igvalue != dm_digtable->cur_igvalue) {
  471. rtl_set_bbreg(hw, ROFDM0_XAAGCCORE1, 0x7f,
  472. dm_digtable->cur_igvalue);
  473. rtl_set_bbreg(hw, ROFDM0_XBAGCCORE1, 0x7f,
  474. dm_digtable->cur_igvalue);
  475. dm_digtable->pre_igvalue = dm_digtable->cur_igvalue;
  476. }
  477. }
  478. EXPORT_SYMBOL(rtl92c_dm_write_dig);
  479. static void rtl92c_dm_pwdb_monitor(struct ieee80211_hw *hw)
  480. {
  481. struct rtl_priv *rtlpriv = rtl_priv(hw);
  482. long tmpentry_max_pwdb = 0, tmpentry_min_pwdb = 0xff;
  483. u8 h2c_parameter[3] = { 0 };
  484. return;
  485. if (tmpentry_max_pwdb != 0) {
  486. rtlpriv->dm.entry_max_undecoratedsmoothed_pwdb =
  487. tmpentry_max_pwdb;
  488. } else {
  489. rtlpriv->dm.entry_max_undecoratedsmoothed_pwdb = 0;
  490. }
  491. if (tmpentry_min_pwdb != 0xff) {
  492. rtlpriv->dm.entry_min_undecoratedsmoothed_pwdb =
  493. tmpentry_min_pwdb;
  494. } else {
  495. rtlpriv->dm.entry_min_undecoratedsmoothed_pwdb = 0;
  496. }
  497. h2c_parameter[2] = (u8) (rtlpriv->dm.undecorated_smoothed_pwdb & 0xFF);
  498. h2c_parameter[0] = 0;
  499. rtl92c_fill_h2c_cmd(hw, H2C_RSSI_REPORT, 3, h2c_parameter);
  500. }
  501. void rtl92c_dm_init_edca_turbo(struct ieee80211_hw *hw)
  502. {
  503. struct rtl_priv *rtlpriv = rtl_priv(hw);
  504. rtlpriv->dm.current_turbo_edca = false;
  505. rtlpriv->dm.is_any_nonbepkts = false;
  506. rtlpriv->dm.is_cur_rdlstate = false;
  507. }
  508. EXPORT_SYMBOL(rtl92c_dm_init_edca_turbo);
  509. static void rtl92c_dm_check_edca_turbo(struct ieee80211_hw *hw)
  510. {
  511. struct rtl_priv *rtlpriv = rtl_priv(hw);
  512. struct rtl_pci_priv *rtlpcipriv = rtl_pcipriv(hw);
  513. struct rtl_mac *mac = rtl_mac(rtl_priv(hw));
  514. static u64 last_txok_cnt;
  515. static u64 last_rxok_cnt;
  516. static u32 last_bt_edca_ul;
  517. static u32 last_bt_edca_dl;
  518. u64 cur_txok_cnt = 0;
  519. u64 cur_rxok_cnt = 0;
  520. u32 edca_be_ul = 0x5ea42b;
  521. u32 edca_be_dl = 0x5ea42b;
  522. bool bt_change_edca = false;
  523. if ((last_bt_edca_ul != rtlpcipriv->bt_coexist.bt_edca_ul) ||
  524. (last_bt_edca_dl != rtlpcipriv->bt_coexist.bt_edca_dl)) {
  525. rtlpriv->dm.current_turbo_edca = false;
  526. last_bt_edca_ul = rtlpcipriv->bt_coexist.bt_edca_ul;
  527. last_bt_edca_dl = rtlpcipriv->bt_coexist.bt_edca_dl;
  528. }
  529. if (rtlpcipriv->bt_coexist.bt_edca_ul != 0) {
  530. edca_be_ul = rtlpcipriv->bt_coexist.bt_edca_ul;
  531. bt_change_edca = true;
  532. }
  533. if (rtlpcipriv->bt_coexist.bt_edca_dl != 0) {
  534. edca_be_ul = rtlpcipriv->bt_coexist.bt_edca_dl;
  535. bt_change_edca = true;
  536. }
  537. if (mac->link_state != MAC80211_LINKED) {
  538. rtlpriv->dm.current_turbo_edca = false;
  539. return;
  540. }
  541. if ((!mac->ht_enable) && (!rtlpcipriv->bt_coexist.bt_coexistence)) {
  542. if (!(edca_be_ul & 0xffff0000))
  543. edca_be_ul |= 0x005e0000;
  544. if (!(edca_be_dl & 0xffff0000))
  545. edca_be_dl |= 0x005e0000;
  546. }
  547. if ((bt_change_edca) || ((!rtlpriv->dm.is_any_nonbepkts) &&
  548. (!rtlpriv->dm.disable_framebursting))) {
  549. cur_txok_cnt = rtlpriv->stats.txbytesunicast - last_txok_cnt;
  550. cur_rxok_cnt = rtlpriv->stats.rxbytesunicast - last_rxok_cnt;
  551. if (cur_rxok_cnt > 4 * cur_txok_cnt) {
  552. if (!rtlpriv->dm.is_cur_rdlstate ||
  553. !rtlpriv->dm.current_turbo_edca) {
  554. rtl_write_dword(rtlpriv,
  555. REG_EDCA_BE_PARAM,
  556. edca_be_dl);
  557. rtlpriv->dm.is_cur_rdlstate = true;
  558. }
  559. } else {
  560. if (rtlpriv->dm.is_cur_rdlstate ||
  561. !rtlpriv->dm.current_turbo_edca) {
  562. rtl_write_dword(rtlpriv,
  563. REG_EDCA_BE_PARAM,
  564. edca_be_ul);
  565. rtlpriv->dm.is_cur_rdlstate = false;
  566. }
  567. }
  568. rtlpriv->dm.current_turbo_edca = true;
  569. } else {
  570. if (rtlpriv->dm.current_turbo_edca) {
  571. u8 tmp = AC0_BE;
  572. rtlpriv->cfg->ops->set_hw_reg(hw,
  573. HW_VAR_AC_PARAM,
  574. (u8 *) (&tmp));
  575. rtlpriv->dm.current_turbo_edca = false;
  576. }
  577. }
  578. rtlpriv->dm.is_any_nonbepkts = false;
  579. last_txok_cnt = rtlpriv->stats.txbytesunicast;
  580. last_rxok_cnt = rtlpriv->stats.rxbytesunicast;
  581. }
  582. static void rtl92c_dm_txpower_tracking_callback_thermalmeter(struct ieee80211_hw
  583. *hw)
  584. {
  585. struct rtl_priv *rtlpriv = rtl_priv(hw);
  586. struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
  587. struct rtl_phy *rtlphy = &(rtlpriv->phy);
  588. struct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));
  589. u8 thermalvalue, delta, delta_lck, delta_iqk;
  590. long ele_a, ele_d, temp_cck, val_x, value32;
  591. long val_y, ele_c = 0;
  592. u8 ofdm_index[2], cck_index = 0, ofdm_index_old[2], cck_index_old = 0;
  593. int i;
  594. bool is2t = IS_92C_SERIAL(rtlhal->version);
  595. s8 txpwr_level[2] = {0, 0};
  596. u8 ofdm_min_index = 6, rf;
  597. rtlpriv->dm.txpower_trackinginit = true;
  598. RT_TRACE(rtlpriv, COMP_POWER_TRACKING, DBG_LOUD,
  599. "rtl92c_dm_txpower_tracking_callback_thermalmeter\n");
  600. thermalvalue = (u8) rtl_get_rfreg(hw, RF90_PATH_A, RF_T_METER, 0x1f);
  601. RT_TRACE(rtlpriv, COMP_POWER_TRACKING, DBG_LOUD,
  602. "Readback Thermal Meter = 0x%x pre thermal meter 0x%x eeprom_thermalmeter 0x%x\n",
  603. thermalvalue, rtlpriv->dm.thermalvalue,
  604. rtlefuse->eeprom_thermalmeter);
  605. rtl92c_phy_ap_calibrate(hw, (thermalvalue -
  606. rtlefuse->eeprom_thermalmeter));
  607. if (is2t)
  608. rf = 2;
  609. else
  610. rf = 1;
  611. if (thermalvalue) {
  612. ele_d = rtl_get_bbreg(hw, ROFDM0_XATXIQIMBALANCE,
  613. MASKDWORD) & MASKOFDM_D;
  614. for (i = 0; i < OFDM_TABLE_LENGTH; i++) {
  615. if (ele_d == (ofdmswing_table[i] & MASKOFDM_D)) {
  616. ofdm_index_old[0] = (u8) i;
  617. RT_TRACE(rtlpriv, COMP_POWER_TRACKING, DBG_LOUD,
  618. "Initial pathA ele_d reg0x%x = 0x%lx, ofdm_index=0x%x\n",
  619. ROFDM0_XATXIQIMBALANCE,
  620. ele_d, ofdm_index_old[0]);
  621. break;
  622. }
  623. }
  624. if (is2t) {
  625. ele_d = rtl_get_bbreg(hw, ROFDM0_XBTXIQIMBALANCE,
  626. MASKDWORD) & MASKOFDM_D;
  627. for (i = 0; i < OFDM_TABLE_LENGTH; i++) {
  628. if (ele_d == (ofdmswing_table[i] &
  629. MASKOFDM_D)) {
  630. RT_TRACE(rtlpriv, COMP_POWER_TRACKING,
  631. DBG_LOUD,
  632. "Initial pathB ele_d reg0x%x = 0x%lx, ofdm_index=0x%x\n",
  633. ROFDM0_XBTXIQIMBALANCE, ele_d,
  634. ofdm_index_old[1]);
  635. break;
  636. }
  637. }
  638. }
  639. temp_cck =
  640. rtl_get_bbreg(hw, RCCK0_TXFILTER2, MASKDWORD) & MASKCCK;
  641. for (i = 0; i < CCK_TABLE_LENGTH; i++) {
  642. if (rtlpriv->dm.cck_inch14) {
  643. if (memcmp((void *)&temp_cck,
  644. (void *)&cckswing_table_ch14[i][2],
  645. 4) == 0) {
  646. cck_index_old = (u8) i;
  647. RT_TRACE(rtlpriv, COMP_POWER_TRACKING,
  648. DBG_LOUD,
  649. "Initial reg0x%x = 0x%lx, cck_index=0x%x, ch 14 %d\n",
  650. RCCK0_TXFILTER2, temp_cck,
  651. cck_index_old,
  652. rtlpriv->dm.cck_inch14);
  653. break;
  654. }
  655. } else {
  656. if (memcmp((void *)&temp_cck,
  657. (void *)
  658. &cckswing_table_ch1ch13[i][2],
  659. 4) == 0) {
  660. cck_index_old = (u8) i;
  661. RT_TRACE(rtlpriv, COMP_POWER_TRACKING,
  662. DBG_LOUD,
  663. "Initial reg0x%x = 0x%lx, cck_index=0x%x, ch14 %d\n",
  664. RCCK0_TXFILTER2, temp_cck,
  665. cck_index_old,
  666. rtlpriv->dm.cck_inch14);
  667. break;
  668. }
  669. }
  670. }
  671. if (!rtlpriv->dm.thermalvalue) {
  672. rtlpriv->dm.thermalvalue =
  673. rtlefuse->eeprom_thermalmeter;
  674. rtlpriv->dm.thermalvalue_lck = thermalvalue;
  675. rtlpriv->dm.thermalvalue_iqk = thermalvalue;
  676. for (i = 0; i < rf; i++)
  677. rtlpriv->dm.ofdm_index[i] = ofdm_index_old[i];
  678. rtlpriv->dm.cck_index = cck_index_old;
  679. }
  680. delta = (thermalvalue > rtlpriv->dm.thermalvalue) ?
  681. (thermalvalue - rtlpriv->dm.thermalvalue) :
  682. (rtlpriv->dm.thermalvalue - thermalvalue);
  683. delta_lck = (thermalvalue > rtlpriv->dm.thermalvalue_lck) ?
  684. (thermalvalue - rtlpriv->dm.thermalvalue_lck) :
  685. (rtlpriv->dm.thermalvalue_lck - thermalvalue);
  686. delta_iqk = (thermalvalue > rtlpriv->dm.thermalvalue_iqk) ?
  687. (thermalvalue - rtlpriv->dm.thermalvalue_iqk) :
  688. (rtlpriv->dm.thermalvalue_iqk - thermalvalue);
  689. RT_TRACE(rtlpriv, COMP_POWER_TRACKING, DBG_LOUD,
  690. "Readback Thermal Meter = 0x%x pre thermal meter 0x%x eeprom_thermalmeter 0x%x delta 0x%x delta_lck 0x%x delta_iqk 0x%x\n",
  691. thermalvalue, rtlpriv->dm.thermalvalue,
  692. rtlefuse->eeprom_thermalmeter, delta, delta_lck,
  693. delta_iqk);
  694. if (delta_lck > 1) {
  695. rtlpriv->dm.thermalvalue_lck = thermalvalue;
  696. rtl92c_phy_lc_calibrate(hw);
  697. }
  698. if (delta > 0 && rtlpriv->dm.txpower_track_control) {
  699. if (thermalvalue > rtlpriv->dm.thermalvalue) {
  700. for (i = 0; i < rf; i++)
  701. rtlpriv->dm.ofdm_index[i] -= delta;
  702. rtlpriv->dm.cck_index -= delta;
  703. } else {
  704. for (i = 0; i < rf; i++)
  705. rtlpriv->dm.ofdm_index[i] += delta;
  706. rtlpriv->dm.cck_index += delta;
  707. }
  708. if (is2t) {
  709. RT_TRACE(rtlpriv, COMP_POWER_TRACKING, DBG_LOUD,
  710. "temp OFDM_A_index=0x%x, OFDM_B_index=0x%x, cck_index=0x%x\n",
  711. rtlpriv->dm.ofdm_index[0],
  712. rtlpriv->dm.ofdm_index[1],
  713. rtlpriv->dm.cck_index);
  714. } else {
  715. RT_TRACE(rtlpriv, COMP_POWER_TRACKING, DBG_LOUD,
  716. "temp OFDM_A_index=0x%x, cck_index=0x%x\n",
  717. rtlpriv->dm.ofdm_index[0],
  718. rtlpriv->dm.cck_index);
  719. }
  720. if (thermalvalue > rtlefuse->eeprom_thermalmeter) {
  721. for (i = 0; i < rf; i++)
  722. ofdm_index[i] =
  723. rtlpriv->dm.ofdm_index[i]
  724. + 1;
  725. cck_index = rtlpriv->dm.cck_index + 1;
  726. } else {
  727. for (i = 0; i < rf; i++)
  728. ofdm_index[i] =
  729. rtlpriv->dm.ofdm_index[i];
  730. cck_index = rtlpriv->dm.cck_index;
  731. }
  732. for (i = 0; i < rf; i++) {
  733. if (txpwr_level[i] >= 0 &&
  734. txpwr_level[i] <= 26) {
  735. if (thermalvalue >
  736. rtlefuse->eeprom_thermalmeter) {
  737. if (delta < 5)
  738. ofdm_index[i] -= 1;
  739. else
  740. ofdm_index[i] -= 2;
  741. } else if (delta > 5 && thermalvalue <
  742. rtlefuse->
  743. eeprom_thermalmeter) {
  744. ofdm_index[i] += 1;
  745. }
  746. } else if (txpwr_level[i] >= 27 &&
  747. txpwr_level[i] <= 32
  748. && thermalvalue >
  749. rtlefuse->eeprom_thermalmeter) {
  750. if (delta < 5)
  751. ofdm_index[i] -= 1;
  752. else
  753. ofdm_index[i] -= 2;
  754. } else if (txpwr_level[i] >= 32 &&
  755. txpwr_level[i] <= 38 &&
  756. thermalvalue >
  757. rtlefuse->eeprom_thermalmeter
  758. && delta > 5) {
  759. ofdm_index[i] -= 1;
  760. }
  761. }
  762. if (txpwr_level[i] >= 0 && txpwr_level[i] <= 26) {
  763. if (thermalvalue >
  764. rtlefuse->eeprom_thermalmeter) {
  765. if (delta < 5)
  766. cck_index -= 1;
  767. else
  768. cck_index -= 2;
  769. } else if (delta > 5 && thermalvalue <
  770. rtlefuse->eeprom_thermalmeter) {
  771. cck_index += 1;
  772. }
  773. } else if (txpwr_level[i] >= 27 &&
  774. txpwr_level[i] <= 32 &&
  775. thermalvalue >
  776. rtlefuse->eeprom_thermalmeter) {
  777. if (delta < 5)
  778. cck_index -= 1;
  779. else
  780. cck_index -= 2;
  781. } else if (txpwr_level[i] >= 32 &&
  782. txpwr_level[i] <= 38 &&
  783. thermalvalue > rtlefuse->eeprom_thermalmeter
  784. && delta > 5) {
  785. cck_index -= 1;
  786. }
  787. for (i = 0; i < rf; i++) {
  788. if (ofdm_index[i] > OFDM_TABLE_SIZE - 1)
  789. ofdm_index[i] = OFDM_TABLE_SIZE - 1;
  790. else if (ofdm_index[i] < ofdm_min_index)
  791. ofdm_index[i] = ofdm_min_index;
  792. }
  793. if (cck_index > CCK_TABLE_SIZE - 1)
  794. cck_index = CCK_TABLE_SIZE - 1;
  795. else if (cck_index < 0)
  796. cck_index = 0;
  797. if (is2t) {
  798. RT_TRACE(rtlpriv, COMP_POWER_TRACKING, DBG_LOUD,
  799. "new OFDM_A_index=0x%x, OFDM_B_index=0x%x, cck_index=0x%x\n",
  800. ofdm_index[0], ofdm_index[1],
  801. cck_index);
  802. } else {
  803. RT_TRACE(rtlpriv, COMP_POWER_TRACKING, DBG_LOUD,
  804. "new OFDM_A_index=0x%x, cck_index=0x%x\n",
  805. ofdm_index[0], cck_index);
  806. }
  807. }
  808. if (rtlpriv->dm.txpower_track_control && delta != 0) {
  809. ele_d =
  810. (ofdmswing_table[ofdm_index[0]] & 0xFFC00000) >> 22;
  811. val_x = rtlphy->reg_e94;
  812. val_y = rtlphy->reg_e9c;
  813. if (val_x != 0) {
  814. if ((val_x & 0x00000200) != 0)
  815. val_x = val_x | 0xFFFFFC00;
  816. ele_a = ((val_x * ele_d) >> 8) & 0x000003FF;
  817. if ((val_y & 0x00000200) != 0)
  818. val_y = val_y | 0xFFFFFC00;
  819. ele_c = ((val_y * ele_d) >> 8) & 0x000003FF;
  820. value32 = (ele_d << 22) |
  821. ((ele_c & 0x3F) << 16) | ele_a;
  822. rtl_set_bbreg(hw, ROFDM0_XATXIQIMBALANCE,
  823. MASKDWORD, value32);
  824. value32 = (ele_c & 0x000003C0) >> 6;
  825. rtl_set_bbreg(hw, ROFDM0_XCTXAFE, MASKH4BITS,
  826. value32);
  827. value32 = ((val_x * ele_d) >> 7) & 0x01;
  828. rtl_set_bbreg(hw, ROFDM0_ECCATHRESHOLD,
  829. BIT(31), value32);
  830. value32 = ((val_y * ele_d) >> 7) & 0x01;
  831. rtl_set_bbreg(hw, ROFDM0_ECCATHRESHOLD,
  832. BIT(29), value32);
  833. } else {
  834. rtl_set_bbreg(hw, ROFDM0_XATXIQIMBALANCE,
  835. MASKDWORD,
  836. ofdmswing_table[ofdm_index[0]]);
  837. rtl_set_bbreg(hw, ROFDM0_XCTXAFE, MASKH4BITS,
  838. 0x00);
  839. rtl_set_bbreg(hw, ROFDM0_ECCATHRESHOLD,
  840. BIT(31) | BIT(29), 0x00);
  841. }
  842. if (!rtlpriv->dm.cck_inch14) {
  843. rtl_write_byte(rtlpriv, 0xa22,
  844. cckswing_table_ch1ch13[cck_index]
  845. [0]);
  846. rtl_write_byte(rtlpriv, 0xa23,
  847. cckswing_table_ch1ch13[cck_index]
  848. [1]);
  849. rtl_write_byte(rtlpriv, 0xa24,
  850. cckswing_table_ch1ch13[cck_index]
  851. [2]);
  852. rtl_write_byte(rtlpriv, 0xa25,
  853. cckswing_table_ch1ch13[cck_index]
  854. [3]);
  855. rtl_write_byte(rtlpriv, 0xa26,
  856. cckswing_table_ch1ch13[cck_index]
  857. [4]);
  858. rtl_write_byte(rtlpriv, 0xa27,
  859. cckswing_table_ch1ch13[cck_index]
  860. [5]);
  861. rtl_write_byte(rtlpriv, 0xa28,
  862. cckswing_table_ch1ch13[cck_index]
  863. [6]);
  864. rtl_write_byte(rtlpriv, 0xa29,
  865. cckswing_table_ch1ch13[cck_index]
  866. [7]);
  867. } else {
  868. rtl_write_byte(rtlpriv, 0xa22,
  869. cckswing_table_ch14[cck_index]
  870. [0]);
  871. rtl_write_byte(rtlpriv, 0xa23,
  872. cckswing_table_ch14[cck_index]
  873. [1]);
  874. rtl_write_byte(rtlpriv, 0xa24,
  875. cckswing_table_ch14[cck_index]
  876. [2]);
  877. rtl_write_byte(rtlpriv, 0xa25,
  878. cckswing_table_ch14[cck_index]
  879. [3]);
  880. rtl_write_byte(rtlpriv, 0xa26,
  881. cckswing_table_ch14[cck_index]
  882. [4]);
  883. rtl_write_byte(rtlpriv, 0xa27,
  884. cckswing_table_ch14[cck_index]
  885. [5]);
  886. rtl_write_byte(rtlpriv, 0xa28,
  887. cckswing_table_ch14[cck_index]
  888. [6]);
  889. rtl_write_byte(rtlpriv, 0xa29,
  890. cckswing_table_ch14[cck_index]
  891. [7]);
  892. }
  893. if (is2t) {
  894. ele_d = (ofdmswing_table[ofdm_index[1]] &
  895. 0xFFC00000) >> 22;
  896. val_x = rtlphy->reg_eb4;
  897. val_y = rtlphy->reg_ebc;
  898. if (val_x != 0) {
  899. if ((val_x & 0x00000200) != 0)
  900. val_x = val_x | 0xFFFFFC00;
  901. ele_a = ((val_x * ele_d) >> 8) &
  902. 0x000003FF;
  903. if ((val_y & 0x00000200) != 0)
  904. val_y = val_y | 0xFFFFFC00;
  905. ele_c = ((val_y * ele_d) >> 8) &
  906. 0x00003FF;
  907. value32 = (ele_d << 22) |
  908. ((ele_c & 0x3F) << 16) | ele_a;
  909. rtl_set_bbreg(hw,
  910. ROFDM0_XBTXIQIMBALANCE,
  911. MASKDWORD, value32);
  912. value32 = (ele_c & 0x000003C0) >> 6;
  913. rtl_set_bbreg(hw, ROFDM0_XDTXAFE,
  914. MASKH4BITS, value32);
  915. value32 = ((val_x * ele_d) >> 7) & 0x01;
  916. rtl_set_bbreg(hw, ROFDM0_ECCATHRESHOLD,
  917. BIT(27), value32);
  918. value32 = ((val_y * ele_d) >> 7) & 0x01;
  919. rtl_set_bbreg(hw, ROFDM0_ECCATHRESHOLD,
  920. BIT(25), value32);
  921. } else {
  922. rtl_set_bbreg(hw,
  923. ROFDM0_XBTXIQIMBALANCE,
  924. MASKDWORD,
  925. ofdmswing_table[ofdm_index
  926. [1]]);
  927. rtl_set_bbreg(hw, ROFDM0_XDTXAFE,
  928. MASKH4BITS, 0x00);
  929. rtl_set_bbreg(hw, ROFDM0_ECCATHRESHOLD,
  930. BIT(27) | BIT(25), 0x00);
  931. }
  932. }
  933. }
  934. if (delta_iqk > 3) {
  935. rtlpriv->dm.thermalvalue_iqk = thermalvalue;
  936. rtl92c_phy_iq_calibrate(hw, false);
  937. }
  938. if (rtlpriv->dm.txpower_track_control)
  939. rtlpriv->dm.thermalvalue = thermalvalue;
  940. }
  941. RT_TRACE(rtlpriv, COMP_POWER_TRACKING, DBG_LOUD, "<===\n");
  942. }
  943. static void rtl92c_dm_initialize_txpower_tracking_thermalmeter(
  944. struct ieee80211_hw *hw)
  945. {
  946. struct rtl_priv *rtlpriv = rtl_priv(hw);
  947. rtlpriv->dm.txpower_tracking = true;
  948. rtlpriv->dm.txpower_trackinginit = false;
  949. RT_TRACE(rtlpriv, COMP_POWER_TRACKING, DBG_LOUD,
  950. "pMgntInfo->txpower_tracking = %d\n",
  951. rtlpriv->dm.txpower_tracking);
  952. }
  953. static void rtl92c_dm_initialize_txpower_tracking(struct ieee80211_hw *hw)
  954. {
  955. rtl92c_dm_initialize_txpower_tracking_thermalmeter(hw);
  956. }
  957. static void rtl92c_dm_txpower_tracking_directcall(struct ieee80211_hw *hw)
  958. {
  959. rtl92c_dm_txpower_tracking_callback_thermalmeter(hw);
  960. }
  961. static void rtl92c_dm_check_txpower_tracking_thermal_meter(
  962. struct ieee80211_hw *hw)
  963. {
  964. struct rtl_priv *rtlpriv = rtl_priv(hw);
  965. static u8 tm_trigger;
  966. if (!rtlpriv->dm.txpower_tracking)
  967. return;
  968. if (!tm_trigger) {
  969. rtl_set_rfreg(hw, RF90_PATH_A, RF_T_METER, RFREG_OFFSET_MASK,
  970. 0x60);
  971. RT_TRACE(rtlpriv, COMP_POWER_TRACKING, DBG_LOUD,
  972. "Trigger 92S Thermal Meter!!\n");
  973. tm_trigger = 1;
  974. return;
  975. } else {
  976. RT_TRACE(rtlpriv, COMP_POWER_TRACKING, DBG_LOUD,
  977. "Schedule TxPowerTracking direct call!!\n");
  978. rtl92c_dm_txpower_tracking_directcall(hw);
  979. tm_trigger = 0;
  980. }
  981. }
  982. void rtl92c_dm_check_txpower_tracking(struct ieee80211_hw *hw)
  983. {
  984. rtl92c_dm_check_txpower_tracking_thermal_meter(hw);
  985. }
  986. EXPORT_SYMBOL(rtl92c_dm_check_txpower_tracking);
  987. void rtl92c_dm_init_rate_adaptive_mask(struct ieee80211_hw *hw)
  988. {
  989. struct rtl_priv *rtlpriv = rtl_priv(hw);
  990. struct rate_adaptive *p_ra = &(rtlpriv->ra);
  991. p_ra->ratr_state = DM_RATR_STA_INIT;
  992. p_ra->pre_ratr_state = DM_RATR_STA_INIT;
  993. if (rtlpriv->dm.dm_type == DM_TYPE_BYDRIVER)
  994. rtlpriv->dm.useramask = true;
  995. else
  996. rtlpriv->dm.useramask = false;
  997. }
  998. EXPORT_SYMBOL(rtl92c_dm_init_rate_adaptive_mask);
  999. static void rtl92c_dm_refresh_rate_adaptive_mask(struct ieee80211_hw *hw)
  1000. {
  1001. struct rtl_priv *rtlpriv = rtl_priv(hw);
  1002. struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
  1003. struct rtl_mac *mac = rtl_mac(rtl_priv(hw));
  1004. struct rate_adaptive *p_ra = &(rtlpriv->ra);
  1005. u32 low_rssithresh_for_ra, high_rssithresh_for_ra;
  1006. struct ieee80211_sta *sta = NULL;
  1007. if (is_hal_stop(rtlhal)) {
  1008. RT_TRACE(rtlpriv, COMP_RATE, DBG_LOUD,
  1009. "<---- driver is going to unload\n");
  1010. return;
  1011. }
  1012. if (!rtlpriv->dm.useramask) {
  1013. RT_TRACE(rtlpriv, COMP_RATE, DBG_LOUD,
  1014. "<---- driver does not control rate adaptive mask\n");
  1015. return;
  1016. }
  1017. if (mac->link_state == MAC80211_LINKED &&
  1018. mac->opmode == NL80211_IFTYPE_STATION) {
  1019. switch (p_ra->pre_ratr_state) {
  1020. case DM_RATR_STA_HIGH:
  1021. high_rssithresh_for_ra = 50;
  1022. low_rssithresh_for_ra = 20;
  1023. break;
  1024. case DM_RATR_STA_MIDDLE:
  1025. high_rssithresh_for_ra = 55;
  1026. low_rssithresh_for_ra = 20;
  1027. break;
  1028. case DM_RATR_STA_LOW:
  1029. high_rssithresh_for_ra = 50;
  1030. low_rssithresh_for_ra = 25;
  1031. break;
  1032. default:
  1033. high_rssithresh_for_ra = 50;
  1034. low_rssithresh_for_ra = 20;
  1035. break;
  1036. }
  1037. if (rtlpriv->dm.undecorated_smoothed_pwdb >
  1038. (long)high_rssithresh_for_ra)
  1039. p_ra->ratr_state = DM_RATR_STA_HIGH;
  1040. else if (rtlpriv->dm.undecorated_smoothed_pwdb >
  1041. (long)low_rssithresh_for_ra)
  1042. p_ra->ratr_state = DM_RATR_STA_MIDDLE;
  1043. else
  1044. p_ra->ratr_state = DM_RATR_STA_LOW;
  1045. if (p_ra->pre_ratr_state != p_ra->ratr_state) {
  1046. RT_TRACE(rtlpriv, COMP_RATE, DBG_LOUD, "RSSI = %ld\n",
  1047. rtlpriv->dm.undecorated_smoothed_pwdb);
  1048. RT_TRACE(rtlpriv, COMP_RATE, DBG_LOUD,
  1049. "RSSI_LEVEL = %d\n", p_ra->ratr_state);
  1050. RT_TRACE(rtlpriv, COMP_RATE, DBG_LOUD,
  1051. "PreState = %d, CurState = %d\n",
  1052. p_ra->pre_ratr_state, p_ra->ratr_state);
  1053. /* Only the PCI card uses sta in the update rate table
  1054. * callback routine */
  1055. if (rtlhal->interface == INTF_PCI) {
  1056. rcu_read_lock();
  1057. sta = ieee80211_find_sta(mac->vif, mac->bssid);
  1058. }
  1059. rtlpriv->cfg->ops->update_rate_tbl(hw, sta,
  1060. p_ra->ratr_state);
  1061. p_ra->pre_ratr_state = p_ra->ratr_state;
  1062. if (rtlhal->interface == INTF_PCI)
  1063. rcu_read_unlock();
  1064. }
  1065. }
  1066. }
  1067. static void rtl92c_dm_init_dynamic_bb_powersaving(struct ieee80211_hw *hw)
  1068. {
  1069. struct rtl_priv *rtlpriv = rtl_priv(hw);
  1070. struct ps_t *dm_pstable = &rtlpriv->dm_pstable;
  1071. dm_pstable->pre_ccastate = CCA_MAX;
  1072. dm_pstable->cur_ccasate = CCA_MAX;
  1073. dm_pstable->pre_rfstate = RF_MAX;
  1074. dm_pstable->cur_rfstate = RF_MAX;
  1075. dm_pstable->rssi_val_min = 0;
  1076. }
  1077. void rtl92c_dm_rf_saving(struct ieee80211_hw *hw, u8 bforce_in_normal)
  1078. {
  1079. struct rtl_priv *rtlpriv = rtl_priv(hw);
  1080. struct ps_t *dm_pstable = &rtlpriv->dm_pstable;
  1081. static u8 initialize;
  1082. static u32 reg_874, reg_c70, reg_85c, reg_a74;
  1083. if (initialize == 0) {
  1084. reg_874 = (rtl_get_bbreg(hw, RFPGA0_XCD_RFINTERFACESW,
  1085. MASKDWORD) & 0x1CC000) >> 14;
  1086. reg_c70 = (rtl_get_bbreg(hw, ROFDM0_AGCPARAMETER1,
  1087. MASKDWORD) & BIT(3)) >> 3;
  1088. reg_85c = (rtl_get_bbreg(hw, RFPGA0_XCD_SWITCHCONTROL,
  1089. MASKDWORD) & 0xFF000000) >> 24;
  1090. reg_a74 = (rtl_get_bbreg(hw, 0xa74, MASKDWORD) & 0xF000) >> 12;
  1091. initialize = 1;
  1092. }
  1093. if (!bforce_in_normal) {
  1094. if (dm_pstable->rssi_val_min != 0) {
  1095. if (dm_pstable->pre_rfstate == RF_NORMAL) {
  1096. if (dm_pstable->rssi_val_min >= 30)
  1097. dm_pstable->cur_rfstate = RF_SAVE;
  1098. else
  1099. dm_pstable->cur_rfstate = RF_NORMAL;
  1100. } else {
  1101. if (dm_pstable->rssi_val_min <= 25)
  1102. dm_pstable->cur_rfstate = RF_NORMAL;
  1103. else
  1104. dm_pstable->cur_rfstate = RF_SAVE;
  1105. }
  1106. } else {
  1107. dm_pstable->cur_rfstate = RF_MAX;
  1108. }
  1109. } else {
  1110. dm_pstable->cur_rfstate = RF_NORMAL;
  1111. }
  1112. if (dm_pstable->pre_rfstate != dm_pstable->cur_rfstate) {
  1113. if (dm_pstable->cur_rfstate == RF_SAVE) {
  1114. rtl_set_bbreg(hw, RFPGA0_XCD_RFINTERFACESW,
  1115. 0x1C0000, 0x2);
  1116. rtl_set_bbreg(hw, ROFDM0_AGCPARAMETER1, BIT(3), 0);
  1117. rtl_set_bbreg(hw, RFPGA0_XCD_SWITCHCONTROL,
  1118. 0xFF000000, 0x63);
  1119. rtl_set_bbreg(hw, RFPGA0_XCD_RFINTERFACESW,
  1120. 0xC000, 0x2);
  1121. rtl_set_bbreg(hw, 0xa74, 0xF000, 0x3);
  1122. rtl_set_bbreg(hw, 0x818, BIT(28), 0x0);
  1123. rtl_set_bbreg(hw, 0x818, BIT(28), 0x1);
  1124. } else {
  1125. rtl_set_bbreg(hw, RFPGA0_XCD_RFINTERFACESW,
  1126. 0x1CC000, reg_874);
  1127. rtl_set_bbreg(hw, ROFDM0_AGCPARAMETER1, BIT(3),
  1128. reg_c70);
  1129. rtl_set_bbreg(hw, RFPGA0_XCD_SWITCHCONTROL, 0xFF000000,
  1130. reg_85c);
  1131. rtl_set_bbreg(hw, 0xa74, 0xF000, reg_a74);
  1132. rtl_set_bbreg(hw, 0x818, BIT(28), 0x0);
  1133. }
  1134. dm_pstable->pre_rfstate = dm_pstable->cur_rfstate;
  1135. }
  1136. }
  1137. EXPORT_SYMBOL(rtl92c_dm_rf_saving);
  1138. static void rtl92c_dm_dynamic_bb_powersaving(struct ieee80211_hw *hw)
  1139. {
  1140. struct rtl_priv *rtlpriv = rtl_priv(hw);
  1141. struct ps_t *dm_pstable = &rtlpriv->dm_pstable;
  1142. struct rtl_mac *mac = rtl_mac(rtl_priv(hw));
  1143. struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
  1144. if (((mac->link_state == MAC80211_NOLINK)) &&
  1145. (rtlpriv->dm.entry_min_undecoratedsmoothed_pwdb == 0)) {
  1146. dm_pstable->rssi_val_min = 0;
  1147. RT_TRACE(rtlpriv, DBG_LOUD, DBG_LOUD, "Not connected to any\n");
  1148. }
  1149. if (mac->link_state == MAC80211_LINKED) {
  1150. if (mac->opmode == NL80211_IFTYPE_ADHOC) {
  1151. dm_pstable->rssi_val_min =
  1152. rtlpriv->dm.entry_min_undecoratedsmoothed_pwdb;
  1153. RT_TRACE(rtlpriv, DBG_LOUD, DBG_LOUD,
  1154. "AP Client PWDB = 0x%lx\n",
  1155. dm_pstable->rssi_val_min);
  1156. } else {
  1157. dm_pstable->rssi_val_min =
  1158. rtlpriv->dm.undecorated_smoothed_pwdb;
  1159. RT_TRACE(rtlpriv, DBG_LOUD, DBG_LOUD,
  1160. "STA Default Port PWDB = 0x%lx\n",
  1161. dm_pstable->rssi_val_min);
  1162. }
  1163. } else {
  1164. dm_pstable->rssi_val_min =
  1165. rtlpriv->dm.entry_min_undecoratedsmoothed_pwdb;
  1166. RT_TRACE(rtlpriv, DBG_LOUD, DBG_LOUD,
  1167. "AP Ext Port PWDB = 0x%lx\n",
  1168. dm_pstable->rssi_val_min);
  1169. }
  1170. if (IS_92C_SERIAL(rtlhal->version))
  1171. ;/* rtl92c_dm_1r_cca(hw); */
  1172. else
  1173. rtl92c_dm_rf_saving(hw, false);
  1174. }
  1175. void rtl92c_dm_init(struct ieee80211_hw *hw)
  1176. {
  1177. struct rtl_priv *rtlpriv = rtl_priv(hw);
  1178. rtlpriv->dm.dm_type = DM_TYPE_BYDRIVER;
  1179. rtl92c_dm_diginit(hw);
  1180. rtl92c_dm_init_dynamic_txpower(hw);
  1181. rtl92c_dm_init_edca_turbo(hw);
  1182. rtl92c_dm_init_rate_adaptive_mask(hw);
  1183. rtl92c_dm_initialize_txpower_tracking(hw);
  1184. rtl92c_dm_init_dynamic_bb_powersaving(hw);
  1185. }
  1186. EXPORT_SYMBOL(rtl92c_dm_init);
  1187. void rtl92c_dm_dynamic_txpower(struct ieee80211_hw *hw)
  1188. {
  1189. struct rtl_priv *rtlpriv = rtl_priv(hw);
  1190. struct rtl_phy *rtlphy = &(rtlpriv->phy);
  1191. struct rtl_mac *mac = rtl_mac(rtl_priv(hw));
  1192. long undecorated_smoothed_pwdb;
  1193. if (!rtlpriv->dm.dynamic_txpower_enable)
  1194. return;
  1195. if (rtlpriv->dm.dm_flag & HAL_DM_HIPWR_DISABLE) {
  1196. rtlpriv->dm.dynamic_txhighpower_lvl = TXHIGHPWRLEVEL_NORMAL;
  1197. return;
  1198. }
  1199. if ((mac->link_state < MAC80211_LINKED) &&
  1200. (rtlpriv->dm.entry_min_undecoratedsmoothed_pwdb == 0)) {
  1201. RT_TRACE(rtlpriv, COMP_POWER, DBG_TRACE,
  1202. "Not connected to any\n");
  1203. rtlpriv->dm.dynamic_txhighpower_lvl = TXHIGHPWRLEVEL_NORMAL;
  1204. rtlpriv->dm.last_dtp_lvl = TXHIGHPWRLEVEL_NORMAL;
  1205. return;
  1206. }
  1207. if (mac->link_state >= MAC80211_LINKED) {
  1208. if (mac->opmode == NL80211_IFTYPE_ADHOC) {
  1209. undecorated_smoothed_pwdb =
  1210. rtlpriv->dm.entry_min_undecoratedsmoothed_pwdb;
  1211. RT_TRACE(rtlpriv, COMP_POWER, DBG_LOUD,
  1212. "AP Client PWDB = 0x%lx\n",
  1213. undecorated_smoothed_pwdb);
  1214. } else {
  1215. undecorated_smoothed_pwdb =
  1216. rtlpriv->dm.undecorated_smoothed_pwdb;
  1217. RT_TRACE(rtlpriv, COMP_POWER, DBG_LOUD,
  1218. "STA Default Port PWDB = 0x%lx\n",
  1219. undecorated_smoothed_pwdb);
  1220. }
  1221. } else {
  1222. undecorated_smoothed_pwdb =
  1223. rtlpriv->dm.entry_min_undecoratedsmoothed_pwdb;
  1224. RT_TRACE(rtlpriv, COMP_POWER, DBG_LOUD,
  1225. "AP Ext Port PWDB = 0x%lx\n",
  1226. undecorated_smoothed_pwdb);
  1227. }
  1228. if (undecorated_smoothed_pwdb >= TX_POWER_NEAR_FIELD_THRESH_LVL2) {
  1229. rtlpriv->dm.dynamic_txhighpower_lvl = TXHIGHPWRLEVEL_LEVEL1;
  1230. RT_TRACE(rtlpriv, COMP_POWER, DBG_LOUD,
  1231. "TXHIGHPWRLEVEL_LEVEL1 (TxPwr=0x0)\n");
  1232. } else if ((undecorated_smoothed_pwdb <
  1233. (TX_POWER_NEAR_FIELD_THRESH_LVL2 - 3)) &&
  1234. (undecorated_smoothed_pwdb >=
  1235. TX_POWER_NEAR_FIELD_THRESH_LVL1)) {
  1236. rtlpriv->dm.dynamic_txhighpower_lvl = TXHIGHPWRLEVEL_LEVEL1;
  1237. RT_TRACE(rtlpriv, COMP_POWER, DBG_LOUD,
  1238. "TXHIGHPWRLEVEL_LEVEL1 (TxPwr=0x10)\n");
  1239. } else if (undecorated_smoothed_pwdb <
  1240. (TX_POWER_NEAR_FIELD_THRESH_LVL1 - 5)) {
  1241. rtlpriv->dm.dynamic_txhighpower_lvl = TXHIGHPWRLEVEL_NORMAL;
  1242. RT_TRACE(rtlpriv, COMP_POWER, DBG_LOUD,
  1243. "TXHIGHPWRLEVEL_NORMAL\n");
  1244. }
  1245. if ((rtlpriv->dm.dynamic_txhighpower_lvl != rtlpriv->dm.last_dtp_lvl)) {
  1246. RT_TRACE(rtlpriv, COMP_POWER, DBG_LOUD,
  1247. "PHY_SetTxPowerLevel8192S() Channel = %d\n",
  1248. rtlphy->current_channel);
  1249. rtl92c_phy_set_txpower_level(hw, rtlphy->current_channel);
  1250. }
  1251. rtlpriv->dm.last_dtp_lvl = rtlpriv->dm.dynamic_txhighpower_lvl;
  1252. }
  1253. void rtl92c_dm_watchdog(struct ieee80211_hw *hw)
  1254. {
  1255. struct rtl_priv *rtlpriv = rtl_priv(hw);
  1256. struct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));
  1257. bool fw_current_inpsmode = false;
  1258. bool fw_ps_awake = true;
  1259. rtlpriv->cfg->ops->get_hw_reg(hw, HW_VAR_FW_PSMODE_STATUS,
  1260. (u8 *) (&fw_current_inpsmode));
  1261. rtlpriv->cfg->ops->get_hw_reg(hw, HW_VAR_FWLPS_RF_ON,
  1262. (u8 *) (&fw_ps_awake));
  1263. if ((ppsc->rfpwr_state == ERFON) && ((!fw_current_inpsmode) &&
  1264. fw_ps_awake)
  1265. && (!ppsc->rfchange_inprogress)) {
  1266. rtl92c_dm_pwdb_monitor(hw);
  1267. rtl92c_dm_dig(hw);
  1268. rtl92c_dm_false_alarm_counter_statistics(hw);
  1269. rtl92c_dm_dynamic_bb_powersaving(hw);
  1270. rtl92c_dm_dynamic_txpower(hw);
  1271. rtl92c_dm_check_txpower_tracking(hw);
  1272. rtl92c_dm_refresh_rate_adaptive_mask(hw);
  1273. rtl92c_dm_bt_coexist(hw);
  1274. rtl92c_dm_check_edca_turbo(hw);
  1275. }
  1276. }
  1277. EXPORT_SYMBOL(rtl92c_dm_watchdog);
  1278. u8 rtl92c_bt_rssi_state_change(struct ieee80211_hw *hw)
  1279. {
  1280. struct rtl_priv *rtlpriv = rtl_priv(hw);
  1281. struct rtl_pci_priv *rtlpcipriv = rtl_pcipriv(hw);
  1282. long undecorated_smoothed_pwdb;
  1283. u8 curr_bt_rssi_state = 0x00;
  1284. if (rtlpriv->mac80211.link_state == MAC80211_LINKED) {
  1285. undecorated_smoothed_pwdb =
  1286. GET_UNDECORATED_AVERAGE_RSSI(rtlpriv);
  1287. } else {
  1288. if (rtlpriv->dm.entry_min_undecoratedsmoothed_pwdb == 0)
  1289. undecorated_smoothed_pwdb = 100;
  1290. else
  1291. undecorated_smoothed_pwdb =
  1292. rtlpriv->dm.entry_min_undecoratedsmoothed_pwdb;
  1293. }
  1294. /* Check RSSI to determine HighPower/NormalPower state for
  1295. * BT coexistence. */
  1296. if (undecorated_smoothed_pwdb >= 67)
  1297. curr_bt_rssi_state &= (~BT_RSSI_STATE_NORMAL_POWER);
  1298. else if (undecorated_smoothed_pwdb < 62)
  1299. curr_bt_rssi_state |= BT_RSSI_STATE_NORMAL_POWER;
  1300. /* Check RSSI to determine AMPDU setting for BT coexistence. */
  1301. if (undecorated_smoothed_pwdb >= 40)
  1302. curr_bt_rssi_state &= (~BT_RSSI_STATE_AMDPU_OFF);
  1303. else if (undecorated_smoothed_pwdb <= 32)
  1304. curr_bt_rssi_state |= BT_RSSI_STATE_AMDPU_OFF;
  1305. /* Marked RSSI state. It will be used to determine BT coexistence
  1306. * setting later. */
  1307. if (undecorated_smoothed_pwdb < 35)
  1308. curr_bt_rssi_state |= BT_RSSI_STATE_SPECIAL_LOW;
  1309. else
  1310. curr_bt_rssi_state &= (~BT_RSSI_STATE_SPECIAL_LOW);
  1311. /* Set Tx Power according to BT status. */
  1312. if (undecorated_smoothed_pwdb >= 30)
  1313. curr_bt_rssi_state |= BT_RSSI_STATE_TXPOWER_LOW;
  1314. else if (undecorated_smoothed_pwdb < 25)
  1315. curr_bt_rssi_state &= (~BT_RSSI_STATE_TXPOWER_LOW);
  1316. /* Check BT state related to BT_Idle in B/G mode. */
  1317. if (undecorated_smoothed_pwdb < 15)
  1318. curr_bt_rssi_state |= BT_RSSI_STATE_BG_EDCA_LOW;
  1319. else
  1320. curr_bt_rssi_state &= (~BT_RSSI_STATE_BG_EDCA_LOW);
  1321. if (curr_bt_rssi_state != rtlpcipriv->bt_coexist.bt_rssi_state) {
  1322. rtlpcipriv->bt_coexist.bt_rssi_state = curr_bt_rssi_state;
  1323. return true;
  1324. } else {
  1325. return false;
  1326. }
  1327. }
  1328. EXPORT_SYMBOL(rtl92c_bt_rssi_state_change);
  1329. static bool rtl92c_bt_state_change(struct ieee80211_hw *hw)
  1330. {
  1331. struct rtl_priv *rtlpriv = rtl_priv(hw);
  1332. struct rtl_pci_priv *rtlpcipriv = rtl_pcipriv(hw);
  1333. u32 polling, ratio_tx, ratio_pri;
  1334. u32 bt_tx, bt_pri;
  1335. u8 bt_state;
  1336. u8 cur_service_type;
  1337. if (rtlpriv->mac80211.link_state < MAC80211_LINKED)
  1338. return false;
  1339. bt_state = rtl_read_byte(rtlpriv, 0x4fd);
  1340. bt_tx = rtl_read_dword(rtlpriv, 0x488);
  1341. bt_tx = bt_tx & 0x00ffffff;
  1342. bt_pri = rtl_read_dword(rtlpriv, 0x48c);
  1343. bt_pri = bt_pri & 0x00ffffff;
  1344. polling = rtl_read_dword(rtlpriv, 0x490);
  1345. if (bt_tx == 0xffffffff && bt_pri == 0xffffffff &&
  1346. polling == 0xffffffff && bt_state == 0xff)
  1347. return false;
  1348. bt_state &= BIT_OFFSET_LEN_MASK_32(0, 1);
  1349. if (bt_state != rtlpcipriv->bt_coexist.bt_cur_state) {
  1350. rtlpcipriv->bt_coexist.bt_cur_state = bt_state;
  1351. if (rtlpcipriv->bt_coexist.reg_bt_sco == 3) {
  1352. rtlpcipriv->bt_coexist.bt_service = BT_IDLE;
  1353. bt_state = bt_state |
  1354. ((rtlpcipriv->bt_coexist.bt_ant_isolation == 1) ?
  1355. 0 : BIT_OFFSET_LEN_MASK_32(1, 1)) |
  1356. BIT_OFFSET_LEN_MASK_32(2, 1);
  1357. rtl_write_byte(rtlpriv, 0x4fd, bt_state);
  1358. }
  1359. return true;
  1360. }
  1361. ratio_tx = bt_tx * 1000 / polling;
  1362. ratio_pri = bt_pri * 1000 / polling;
  1363. rtlpcipriv->bt_coexist.ratio_tx = ratio_tx;
  1364. rtlpcipriv->bt_coexist.ratio_pri = ratio_pri;
  1365. if (bt_state && rtlpcipriv->bt_coexist.reg_bt_sco == 3) {
  1366. if ((ratio_tx < 30) && (ratio_pri < 30))
  1367. cur_service_type = BT_IDLE;
  1368. else if ((ratio_pri > 110) && (ratio_pri < 250))
  1369. cur_service_type = BT_SCO;
  1370. else if ((ratio_tx >= 200) && (ratio_pri >= 200))
  1371. cur_service_type = BT_BUSY;
  1372. else if ((ratio_tx >= 350) && (ratio_tx < 500))
  1373. cur_service_type = BT_OTHERBUSY;
  1374. else if (ratio_tx >= 500)
  1375. cur_service_type = BT_PAN;
  1376. else
  1377. cur_service_type = BT_OTHER_ACTION;
  1378. if (cur_service_type != rtlpcipriv->bt_coexist.bt_service) {
  1379. rtlpcipriv->bt_coexist.bt_service = cur_service_type;
  1380. bt_state = bt_state |
  1381. ((rtlpcipriv->bt_coexist.bt_ant_isolation == 1) ?
  1382. 0 : BIT_OFFSET_LEN_MASK_32(1, 1)) |
  1383. ((rtlpcipriv->bt_coexist.bt_service != BT_IDLE) ?
  1384. 0 : BIT_OFFSET_LEN_MASK_32(2, 1));
  1385. /* Add interrupt migration when bt is not ini
  1386. * idle state (no traffic). */
  1387. if (rtlpcipriv->bt_coexist.bt_service != BT_IDLE) {
  1388. rtl_write_word(rtlpriv, 0x504, 0x0ccc);
  1389. rtl_write_byte(rtlpriv, 0x506, 0x54);
  1390. rtl_write_byte(rtlpriv, 0x507, 0x54);
  1391. } else {
  1392. rtl_write_byte(rtlpriv, 0x506, 0x00);
  1393. rtl_write_byte(rtlpriv, 0x507, 0x00);
  1394. }
  1395. rtl_write_byte(rtlpriv, 0x4fd, bt_state);
  1396. return true;
  1397. }
  1398. }
  1399. return false;
  1400. }
  1401. static bool rtl92c_bt_wifi_connect_change(struct ieee80211_hw *hw)
  1402. {
  1403. struct rtl_priv *rtlpriv = rtl_priv(hw);
  1404. static bool media_connect;
  1405. if (rtlpriv->mac80211.link_state < MAC80211_LINKED) {
  1406. media_connect = false;
  1407. } else {
  1408. if (!media_connect) {
  1409. media_connect = true;
  1410. return true;
  1411. }
  1412. media_connect = true;
  1413. }
  1414. return false;
  1415. }
  1416. static void rtl92c_bt_set_normal(struct ieee80211_hw *hw)
  1417. {
  1418. struct rtl_priv *rtlpriv = rtl_priv(hw);
  1419. struct rtl_pci_priv *rtlpcipriv = rtl_pcipriv(hw);
  1420. if (rtlpcipriv->bt_coexist.bt_service == BT_OTHERBUSY) {
  1421. rtlpcipriv->bt_coexist.bt_edca_ul = 0x5ea72b;
  1422. rtlpcipriv->bt_coexist.bt_edca_dl = 0x5ea72b;
  1423. } else if (rtlpcipriv->bt_coexist.bt_service == BT_BUSY) {
  1424. rtlpcipriv->bt_coexist.bt_edca_ul = 0x5eb82f;
  1425. rtlpcipriv->bt_coexist.bt_edca_dl = 0x5eb82f;
  1426. } else if (rtlpcipriv->bt_coexist.bt_service == BT_SCO) {
  1427. if (rtlpcipriv->bt_coexist.ratio_tx > 160) {
  1428. rtlpcipriv->bt_coexist.bt_edca_ul = 0x5ea72f;
  1429. rtlpcipriv->bt_coexist.bt_edca_dl = 0x5ea72f;
  1430. } else {
  1431. rtlpcipriv->bt_coexist.bt_edca_ul = 0x5ea32b;
  1432. rtlpcipriv->bt_coexist.bt_edca_dl = 0x5ea42b;
  1433. }
  1434. } else {
  1435. rtlpcipriv->bt_coexist.bt_edca_ul = 0;
  1436. rtlpcipriv->bt_coexist.bt_edca_dl = 0;
  1437. }
  1438. if ((rtlpcipriv->bt_coexist.bt_service != BT_IDLE) &&
  1439. (rtlpriv->mac80211.mode == WIRELESS_MODE_G ||
  1440. (rtlpriv->mac80211.mode == (WIRELESS_MODE_G | WIRELESS_MODE_B))) &&
  1441. (rtlpcipriv->bt_coexist.bt_rssi_state &
  1442. BT_RSSI_STATE_BG_EDCA_LOW)) {
  1443. rtlpcipriv->bt_coexist.bt_edca_ul = 0x5eb82b;
  1444. rtlpcipriv->bt_coexist.bt_edca_dl = 0x5eb82b;
  1445. }
  1446. }
  1447. static void rtl92c_bt_ant_isolation(struct ieee80211_hw *hw)
  1448. {
  1449. struct rtl_priv *rtlpriv = rtl_priv(hw);
  1450. struct rtl_pci_priv *rtlpcipriv = rtl_pcipriv(hw);
  1451. /* Only enable HW BT coexist when BT in "Busy" state. */
  1452. if (rtlpriv->mac80211.vendor == PEER_CISCO &&
  1453. rtlpcipriv->bt_coexist.bt_service == BT_OTHER_ACTION) {
  1454. rtl_write_byte(rtlpriv, REG_GPIO_MUXCFG, 0xa0);
  1455. } else {
  1456. if ((rtlpcipriv->bt_coexist.bt_service == BT_BUSY) &&
  1457. (rtlpcipriv->bt_coexist.bt_rssi_state &
  1458. BT_RSSI_STATE_NORMAL_POWER)) {
  1459. rtl_write_byte(rtlpriv, REG_GPIO_MUXCFG, 0xa0);
  1460. } else if ((rtlpcipriv->bt_coexist.bt_service ==
  1461. BT_OTHER_ACTION) && (rtlpriv->mac80211.mode <
  1462. WIRELESS_MODE_N_24G) &&
  1463. (rtlpcipriv->bt_coexist.bt_rssi_state &
  1464. BT_RSSI_STATE_SPECIAL_LOW)) {
  1465. rtl_write_byte(rtlpriv, REG_GPIO_MUXCFG, 0xa0);
  1466. } else if (rtlpcipriv->bt_coexist.bt_service == BT_PAN) {
  1467. rtl_write_byte(rtlpriv, REG_GPIO_MUXCFG, 0x00);
  1468. } else {
  1469. rtl_write_byte(rtlpriv, REG_GPIO_MUXCFG, 0x00);
  1470. }
  1471. }
  1472. if (rtlpcipriv->bt_coexist.bt_service == BT_PAN)
  1473. rtl_write_dword(rtlpriv, REG_GPIO_PIN_CTRL, 0x10100);
  1474. else
  1475. rtl_write_dword(rtlpriv, REG_GPIO_PIN_CTRL, 0x0);
  1476. if (rtlpcipriv->bt_coexist.bt_rssi_state &
  1477. BT_RSSI_STATE_NORMAL_POWER) {
  1478. rtl92c_bt_set_normal(hw);
  1479. } else {
  1480. rtlpcipriv->bt_coexist.bt_edca_ul = 0;
  1481. rtlpcipriv->bt_coexist.bt_edca_dl = 0;
  1482. }
  1483. if (rtlpcipriv->bt_coexist.bt_service != BT_IDLE) {
  1484. rtlpriv->cfg->ops->set_rfreg(hw,
  1485. RF90_PATH_A,
  1486. 0x1e,
  1487. 0xf0, 0xf);
  1488. } else {
  1489. rtlpriv->cfg->ops->set_rfreg(hw,
  1490. RF90_PATH_A, 0x1e, 0xf0,
  1491. rtlpcipriv->bt_coexist.bt_rfreg_origin_1e);
  1492. }
  1493. if (!rtlpriv->dm.dynamic_txpower_enable) {
  1494. if (rtlpcipriv->bt_coexist.bt_service != BT_IDLE) {
  1495. if (rtlpcipriv->bt_coexist.bt_rssi_state &
  1496. BT_RSSI_STATE_TXPOWER_LOW) {
  1497. rtlpriv->dm.dynamic_txhighpower_lvl =
  1498. TXHIGHPWRLEVEL_BT2;
  1499. } else {
  1500. rtlpriv->dm.dynamic_txhighpower_lvl =
  1501. TXHIGHPWRLEVEL_BT1;
  1502. }
  1503. } else {
  1504. rtlpriv->dm.dynamic_txhighpower_lvl =
  1505. TXHIGHPWRLEVEL_NORMAL;
  1506. }
  1507. rtl92c_phy_set_txpower_level(hw,
  1508. rtlpriv->phy.current_channel);
  1509. }
  1510. }
  1511. static void rtl92c_check_bt_change(struct ieee80211_hw *hw)
  1512. {
  1513. struct rtl_priv *rtlpriv = rtl_priv(hw);
  1514. struct rtl_pci_priv *rtlpcipriv = rtl_pcipriv(hw);
  1515. if (rtlpcipriv->bt_coexist.bt_cur_state) {
  1516. if (rtlpcipriv->bt_coexist.bt_ant_isolation)
  1517. rtl92c_bt_ant_isolation(hw);
  1518. } else {
  1519. rtl_write_byte(rtlpriv, REG_GPIO_MUXCFG, 0x00);
  1520. rtlpriv->cfg->ops->set_rfreg(hw, RF90_PATH_A, 0x1e, 0xf0,
  1521. rtlpcipriv->bt_coexist.bt_rfreg_origin_1e);
  1522. rtlpcipriv->bt_coexist.bt_edca_ul = 0;
  1523. rtlpcipriv->bt_coexist.bt_edca_dl = 0;
  1524. }
  1525. }
  1526. void rtl92c_dm_bt_coexist(struct ieee80211_hw *hw)
  1527. {
  1528. struct rtl_pci_priv *rtlpcipriv = rtl_pcipriv(hw);
  1529. bool wifi_connect_change;
  1530. bool bt_state_change;
  1531. bool rssi_state_change;
  1532. if ((rtlpcipriv->bt_coexist.bt_coexistence) &&
  1533. (rtlpcipriv->bt_coexist.bt_coexist_type == BT_CSR_BC4)) {
  1534. wifi_connect_change = rtl92c_bt_wifi_connect_change(hw);
  1535. bt_state_change = rtl92c_bt_state_change(hw);
  1536. rssi_state_change = rtl92c_bt_rssi_state_change(hw);
  1537. if (wifi_connect_change || bt_state_change || rssi_state_change)
  1538. rtl92c_check_bt_change(hw);
  1539. }
  1540. }
  1541. EXPORT_SYMBOL(rtl92c_dm_bt_coexist);