enic_main.c 63 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597
  1. /*
  2. * Copyright 2008-2010 Cisco Systems, Inc. All rights reserved.
  3. * Copyright 2007 Nuova Systems, Inc. All rights reserved.
  4. *
  5. * This program is free software; you may redistribute it and/or modify
  6. * it under the terms of the GNU General Public License as published by
  7. * the Free Software Foundation; version 2 of the License.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  10. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  11. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  12. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  13. * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  14. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  15. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  16. * SOFTWARE.
  17. *
  18. */
  19. #include <linux/module.h>
  20. #include <linux/kernel.h>
  21. #include <linux/string.h>
  22. #include <linux/errno.h>
  23. #include <linux/types.h>
  24. #include <linux/init.h>
  25. #include <linux/interrupt.h>
  26. #include <linux/workqueue.h>
  27. #include <linux/pci.h>
  28. #include <linux/netdevice.h>
  29. #include <linux/etherdevice.h>
  30. #include <linux/if.h>
  31. #include <linux/if_ether.h>
  32. #include <linux/if_vlan.h>
  33. #include <linux/ethtool.h>
  34. #include <linux/in.h>
  35. #include <linux/ip.h>
  36. #include <linux/ipv6.h>
  37. #include <linux/tcp.h>
  38. #include <linux/rtnetlink.h>
  39. #include <linux/prefetch.h>
  40. #include <net/ip6_checksum.h>
  41. #include "cq_enet_desc.h"
  42. #include "vnic_dev.h"
  43. #include "vnic_intr.h"
  44. #include "vnic_stats.h"
  45. #include "vnic_vic.h"
  46. #include "enic_res.h"
  47. #include "enic.h"
  48. #include "enic_dev.h"
  49. #include "enic_pp.h"
  50. #define ENIC_NOTIFY_TIMER_PERIOD (2 * HZ)
  51. #define WQ_ENET_MAX_DESC_LEN (1 << WQ_ENET_LEN_BITS)
  52. #define MAX_TSO (1 << 16)
  53. #define ENIC_DESC_MAX_SPLITS (MAX_TSO / WQ_ENET_MAX_DESC_LEN + 1)
  54. #define PCI_DEVICE_ID_CISCO_VIC_ENET 0x0043 /* ethernet vnic */
  55. #define PCI_DEVICE_ID_CISCO_VIC_ENET_DYN 0x0044 /* enet dynamic vnic */
  56. #define PCI_DEVICE_ID_CISCO_VIC_ENET_VF 0x0071 /* enet SRIOV VF */
  57. /* Supported devices */
  58. static DEFINE_PCI_DEVICE_TABLE(enic_id_table) = {
  59. { PCI_VDEVICE(CISCO, PCI_DEVICE_ID_CISCO_VIC_ENET) },
  60. { PCI_VDEVICE(CISCO, PCI_DEVICE_ID_CISCO_VIC_ENET_DYN) },
  61. { PCI_VDEVICE(CISCO, PCI_DEVICE_ID_CISCO_VIC_ENET_VF) },
  62. { 0, } /* end of table */
  63. };
  64. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  65. MODULE_AUTHOR("Scott Feldman <scofeldm@cisco.com>");
  66. MODULE_LICENSE("GPL");
  67. MODULE_VERSION(DRV_VERSION);
  68. MODULE_DEVICE_TABLE(pci, enic_id_table);
  69. struct enic_stat {
  70. char name[ETH_GSTRING_LEN];
  71. unsigned int offset;
  72. };
  73. #define ENIC_TX_STAT(stat) \
  74. { .name = #stat, .offset = offsetof(struct vnic_tx_stats, stat) / 8 }
  75. #define ENIC_RX_STAT(stat) \
  76. { .name = #stat, .offset = offsetof(struct vnic_rx_stats, stat) / 8 }
  77. static const struct enic_stat enic_tx_stats[] = {
  78. ENIC_TX_STAT(tx_frames_ok),
  79. ENIC_TX_STAT(tx_unicast_frames_ok),
  80. ENIC_TX_STAT(tx_multicast_frames_ok),
  81. ENIC_TX_STAT(tx_broadcast_frames_ok),
  82. ENIC_TX_STAT(tx_bytes_ok),
  83. ENIC_TX_STAT(tx_unicast_bytes_ok),
  84. ENIC_TX_STAT(tx_multicast_bytes_ok),
  85. ENIC_TX_STAT(tx_broadcast_bytes_ok),
  86. ENIC_TX_STAT(tx_drops),
  87. ENIC_TX_STAT(tx_errors),
  88. ENIC_TX_STAT(tx_tso),
  89. };
  90. static const struct enic_stat enic_rx_stats[] = {
  91. ENIC_RX_STAT(rx_frames_ok),
  92. ENIC_RX_STAT(rx_frames_total),
  93. ENIC_RX_STAT(rx_unicast_frames_ok),
  94. ENIC_RX_STAT(rx_multicast_frames_ok),
  95. ENIC_RX_STAT(rx_broadcast_frames_ok),
  96. ENIC_RX_STAT(rx_bytes_ok),
  97. ENIC_RX_STAT(rx_unicast_bytes_ok),
  98. ENIC_RX_STAT(rx_multicast_bytes_ok),
  99. ENIC_RX_STAT(rx_broadcast_bytes_ok),
  100. ENIC_RX_STAT(rx_drop),
  101. ENIC_RX_STAT(rx_no_bufs),
  102. ENIC_RX_STAT(rx_errors),
  103. ENIC_RX_STAT(rx_rss),
  104. ENIC_RX_STAT(rx_crc_errors),
  105. ENIC_RX_STAT(rx_frames_64),
  106. ENIC_RX_STAT(rx_frames_127),
  107. ENIC_RX_STAT(rx_frames_255),
  108. ENIC_RX_STAT(rx_frames_511),
  109. ENIC_RX_STAT(rx_frames_1023),
  110. ENIC_RX_STAT(rx_frames_1518),
  111. ENIC_RX_STAT(rx_frames_to_max),
  112. };
  113. static const unsigned int enic_n_tx_stats = ARRAY_SIZE(enic_tx_stats);
  114. static const unsigned int enic_n_rx_stats = ARRAY_SIZE(enic_rx_stats);
  115. int enic_is_dynamic(struct enic *enic)
  116. {
  117. return enic->pdev->device == PCI_DEVICE_ID_CISCO_VIC_ENET_DYN;
  118. }
  119. int enic_sriov_enabled(struct enic *enic)
  120. {
  121. return (enic->priv_flags & ENIC_SRIOV_ENABLED) ? 1 : 0;
  122. }
  123. static int enic_is_sriov_vf(struct enic *enic)
  124. {
  125. return enic->pdev->device == PCI_DEVICE_ID_CISCO_VIC_ENET_VF;
  126. }
  127. int enic_is_valid_vf(struct enic *enic, int vf)
  128. {
  129. #ifdef CONFIG_PCI_IOV
  130. return vf >= 0 && vf < enic->num_vfs;
  131. #else
  132. return 0;
  133. #endif
  134. }
  135. static inline unsigned int enic_cq_rq(struct enic *enic, unsigned int rq)
  136. {
  137. return rq;
  138. }
  139. static inline unsigned int enic_cq_wq(struct enic *enic, unsigned int wq)
  140. {
  141. return enic->rq_count + wq;
  142. }
  143. static inline unsigned int enic_legacy_io_intr(void)
  144. {
  145. return 0;
  146. }
  147. static inline unsigned int enic_legacy_err_intr(void)
  148. {
  149. return 1;
  150. }
  151. static inline unsigned int enic_legacy_notify_intr(void)
  152. {
  153. return 2;
  154. }
  155. static inline unsigned int enic_msix_rq_intr(struct enic *enic, unsigned int rq)
  156. {
  157. return enic->cq[enic_cq_rq(enic, rq)].interrupt_offset;
  158. }
  159. static inline unsigned int enic_msix_wq_intr(struct enic *enic, unsigned int wq)
  160. {
  161. return enic->cq[enic_cq_wq(enic, wq)].interrupt_offset;
  162. }
  163. static inline unsigned int enic_msix_err_intr(struct enic *enic)
  164. {
  165. return enic->rq_count + enic->wq_count;
  166. }
  167. static inline unsigned int enic_msix_notify_intr(struct enic *enic)
  168. {
  169. return enic->rq_count + enic->wq_count + 1;
  170. }
  171. static int enic_get_settings(struct net_device *netdev,
  172. struct ethtool_cmd *ecmd)
  173. {
  174. struct enic *enic = netdev_priv(netdev);
  175. ecmd->supported = (SUPPORTED_10000baseT_Full | SUPPORTED_FIBRE);
  176. ecmd->advertising = (ADVERTISED_10000baseT_Full | ADVERTISED_FIBRE);
  177. ecmd->port = PORT_FIBRE;
  178. ecmd->transceiver = XCVR_EXTERNAL;
  179. if (netif_carrier_ok(netdev)) {
  180. ethtool_cmd_speed_set(ecmd, vnic_dev_port_speed(enic->vdev));
  181. ecmd->duplex = DUPLEX_FULL;
  182. } else {
  183. ethtool_cmd_speed_set(ecmd, -1);
  184. ecmd->duplex = -1;
  185. }
  186. ecmd->autoneg = AUTONEG_DISABLE;
  187. return 0;
  188. }
  189. static void enic_get_drvinfo(struct net_device *netdev,
  190. struct ethtool_drvinfo *drvinfo)
  191. {
  192. struct enic *enic = netdev_priv(netdev);
  193. struct vnic_devcmd_fw_info *fw_info;
  194. enic_dev_fw_info(enic, &fw_info);
  195. strlcpy(drvinfo->driver, DRV_NAME, sizeof(drvinfo->driver));
  196. strlcpy(drvinfo->version, DRV_VERSION, sizeof(drvinfo->version));
  197. strlcpy(drvinfo->fw_version, fw_info->fw_version,
  198. sizeof(drvinfo->fw_version));
  199. strlcpy(drvinfo->bus_info, pci_name(enic->pdev),
  200. sizeof(drvinfo->bus_info));
  201. }
  202. static void enic_get_strings(struct net_device *netdev, u32 stringset, u8 *data)
  203. {
  204. unsigned int i;
  205. switch (stringset) {
  206. case ETH_SS_STATS:
  207. for (i = 0; i < enic_n_tx_stats; i++) {
  208. memcpy(data, enic_tx_stats[i].name, ETH_GSTRING_LEN);
  209. data += ETH_GSTRING_LEN;
  210. }
  211. for (i = 0; i < enic_n_rx_stats; i++) {
  212. memcpy(data, enic_rx_stats[i].name, ETH_GSTRING_LEN);
  213. data += ETH_GSTRING_LEN;
  214. }
  215. break;
  216. }
  217. }
  218. static int enic_get_sset_count(struct net_device *netdev, int sset)
  219. {
  220. switch (sset) {
  221. case ETH_SS_STATS:
  222. return enic_n_tx_stats + enic_n_rx_stats;
  223. default:
  224. return -EOPNOTSUPP;
  225. }
  226. }
  227. static void enic_get_ethtool_stats(struct net_device *netdev,
  228. struct ethtool_stats *stats, u64 *data)
  229. {
  230. struct enic *enic = netdev_priv(netdev);
  231. struct vnic_stats *vstats;
  232. unsigned int i;
  233. enic_dev_stats_dump(enic, &vstats);
  234. for (i = 0; i < enic_n_tx_stats; i++)
  235. *(data++) = ((u64 *)&vstats->tx)[enic_tx_stats[i].offset];
  236. for (i = 0; i < enic_n_rx_stats; i++)
  237. *(data++) = ((u64 *)&vstats->rx)[enic_rx_stats[i].offset];
  238. }
  239. static u32 enic_get_msglevel(struct net_device *netdev)
  240. {
  241. struct enic *enic = netdev_priv(netdev);
  242. return enic->msg_enable;
  243. }
  244. static void enic_set_msglevel(struct net_device *netdev, u32 value)
  245. {
  246. struct enic *enic = netdev_priv(netdev);
  247. enic->msg_enable = value;
  248. }
  249. static int enic_get_coalesce(struct net_device *netdev,
  250. struct ethtool_coalesce *ecmd)
  251. {
  252. struct enic *enic = netdev_priv(netdev);
  253. ecmd->tx_coalesce_usecs = enic->tx_coalesce_usecs;
  254. ecmd->rx_coalesce_usecs = enic->rx_coalesce_usecs;
  255. return 0;
  256. }
  257. static int enic_set_coalesce(struct net_device *netdev,
  258. struct ethtool_coalesce *ecmd)
  259. {
  260. struct enic *enic = netdev_priv(netdev);
  261. u32 tx_coalesce_usecs;
  262. u32 rx_coalesce_usecs;
  263. unsigned int i, intr;
  264. tx_coalesce_usecs = min_t(u32, ecmd->tx_coalesce_usecs,
  265. vnic_dev_get_intr_coal_timer_max(enic->vdev));
  266. rx_coalesce_usecs = min_t(u32, ecmd->rx_coalesce_usecs,
  267. vnic_dev_get_intr_coal_timer_max(enic->vdev));
  268. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  269. case VNIC_DEV_INTR_MODE_INTX:
  270. if (tx_coalesce_usecs != rx_coalesce_usecs)
  271. return -EINVAL;
  272. intr = enic_legacy_io_intr();
  273. vnic_intr_coalescing_timer_set(&enic->intr[intr],
  274. tx_coalesce_usecs);
  275. break;
  276. case VNIC_DEV_INTR_MODE_MSI:
  277. if (tx_coalesce_usecs != rx_coalesce_usecs)
  278. return -EINVAL;
  279. vnic_intr_coalescing_timer_set(&enic->intr[0],
  280. tx_coalesce_usecs);
  281. break;
  282. case VNIC_DEV_INTR_MODE_MSIX:
  283. for (i = 0; i < enic->wq_count; i++) {
  284. intr = enic_msix_wq_intr(enic, i);
  285. vnic_intr_coalescing_timer_set(&enic->intr[intr],
  286. tx_coalesce_usecs);
  287. }
  288. for (i = 0; i < enic->rq_count; i++) {
  289. intr = enic_msix_rq_intr(enic, i);
  290. vnic_intr_coalescing_timer_set(&enic->intr[intr],
  291. rx_coalesce_usecs);
  292. }
  293. break;
  294. default:
  295. break;
  296. }
  297. enic->tx_coalesce_usecs = tx_coalesce_usecs;
  298. enic->rx_coalesce_usecs = rx_coalesce_usecs;
  299. return 0;
  300. }
  301. static const struct ethtool_ops enic_ethtool_ops = {
  302. .get_settings = enic_get_settings,
  303. .get_drvinfo = enic_get_drvinfo,
  304. .get_msglevel = enic_get_msglevel,
  305. .set_msglevel = enic_set_msglevel,
  306. .get_link = ethtool_op_get_link,
  307. .get_strings = enic_get_strings,
  308. .get_sset_count = enic_get_sset_count,
  309. .get_ethtool_stats = enic_get_ethtool_stats,
  310. .get_coalesce = enic_get_coalesce,
  311. .set_coalesce = enic_set_coalesce,
  312. };
  313. static void enic_free_wq_buf(struct vnic_wq *wq, struct vnic_wq_buf *buf)
  314. {
  315. struct enic *enic = vnic_dev_priv(wq->vdev);
  316. if (buf->sop)
  317. pci_unmap_single(enic->pdev, buf->dma_addr,
  318. buf->len, PCI_DMA_TODEVICE);
  319. else
  320. pci_unmap_page(enic->pdev, buf->dma_addr,
  321. buf->len, PCI_DMA_TODEVICE);
  322. if (buf->os_buf)
  323. dev_kfree_skb_any(buf->os_buf);
  324. }
  325. static void enic_wq_free_buf(struct vnic_wq *wq,
  326. struct cq_desc *cq_desc, struct vnic_wq_buf *buf, void *opaque)
  327. {
  328. enic_free_wq_buf(wq, buf);
  329. }
  330. static int enic_wq_service(struct vnic_dev *vdev, struct cq_desc *cq_desc,
  331. u8 type, u16 q_number, u16 completed_index, void *opaque)
  332. {
  333. struct enic *enic = vnic_dev_priv(vdev);
  334. spin_lock(&enic->wq_lock[q_number]);
  335. vnic_wq_service(&enic->wq[q_number], cq_desc,
  336. completed_index, enic_wq_free_buf,
  337. opaque);
  338. if (netif_queue_stopped(enic->netdev) &&
  339. vnic_wq_desc_avail(&enic->wq[q_number]) >=
  340. (MAX_SKB_FRAGS + ENIC_DESC_MAX_SPLITS))
  341. netif_wake_queue(enic->netdev);
  342. spin_unlock(&enic->wq_lock[q_number]);
  343. return 0;
  344. }
  345. static void enic_log_q_error(struct enic *enic)
  346. {
  347. unsigned int i;
  348. u32 error_status;
  349. for (i = 0; i < enic->wq_count; i++) {
  350. error_status = vnic_wq_error_status(&enic->wq[i]);
  351. if (error_status)
  352. netdev_err(enic->netdev, "WQ[%d] error_status %d\n",
  353. i, error_status);
  354. }
  355. for (i = 0; i < enic->rq_count; i++) {
  356. error_status = vnic_rq_error_status(&enic->rq[i]);
  357. if (error_status)
  358. netdev_err(enic->netdev, "RQ[%d] error_status %d\n",
  359. i, error_status);
  360. }
  361. }
  362. static void enic_msglvl_check(struct enic *enic)
  363. {
  364. u32 msg_enable = vnic_dev_msg_lvl(enic->vdev);
  365. if (msg_enable != enic->msg_enable) {
  366. netdev_info(enic->netdev, "msg lvl changed from 0x%x to 0x%x\n",
  367. enic->msg_enable, msg_enable);
  368. enic->msg_enable = msg_enable;
  369. }
  370. }
  371. static void enic_mtu_check(struct enic *enic)
  372. {
  373. u32 mtu = vnic_dev_mtu(enic->vdev);
  374. struct net_device *netdev = enic->netdev;
  375. if (mtu && mtu != enic->port_mtu) {
  376. enic->port_mtu = mtu;
  377. if (enic_is_dynamic(enic) || enic_is_sriov_vf(enic)) {
  378. mtu = max_t(int, ENIC_MIN_MTU,
  379. min_t(int, ENIC_MAX_MTU, mtu));
  380. if (mtu != netdev->mtu)
  381. schedule_work(&enic->change_mtu_work);
  382. } else {
  383. if (mtu < netdev->mtu)
  384. netdev_warn(netdev,
  385. "interface MTU (%d) set higher "
  386. "than switch port MTU (%d)\n",
  387. netdev->mtu, mtu);
  388. }
  389. }
  390. }
  391. static void enic_link_check(struct enic *enic)
  392. {
  393. int link_status = vnic_dev_link_status(enic->vdev);
  394. int carrier_ok = netif_carrier_ok(enic->netdev);
  395. if (link_status && !carrier_ok) {
  396. netdev_info(enic->netdev, "Link UP\n");
  397. netif_carrier_on(enic->netdev);
  398. } else if (!link_status && carrier_ok) {
  399. netdev_info(enic->netdev, "Link DOWN\n");
  400. netif_carrier_off(enic->netdev);
  401. }
  402. }
  403. static void enic_notify_check(struct enic *enic)
  404. {
  405. enic_msglvl_check(enic);
  406. enic_mtu_check(enic);
  407. enic_link_check(enic);
  408. }
  409. #define ENIC_TEST_INTR(pba, i) (pba & (1 << i))
  410. static irqreturn_t enic_isr_legacy(int irq, void *data)
  411. {
  412. struct net_device *netdev = data;
  413. struct enic *enic = netdev_priv(netdev);
  414. unsigned int io_intr = enic_legacy_io_intr();
  415. unsigned int err_intr = enic_legacy_err_intr();
  416. unsigned int notify_intr = enic_legacy_notify_intr();
  417. u32 pba;
  418. vnic_intr_mask(&enic->intr[io_intr]);
  419. pba = vnic_intr_legacy_pba(enic->legacy_pba);
  420. if (!pba) {
  421. vnic_intr_unmask(&enic->intr[io_intr]);
  422. return IRQ_NONE; /* not our interrupt */
  423. }
  424. if (ENIC_TEST_INTR(pba, notify_intr)) {
  425. vnic_intr_return_all_credits(&enic->intr[notify_intr]);
  426. enic_notify_check(enic);
  427. }
  428. if (ENIC_TEST_INTR(pba, err_intr)) {
  429. vnic_intr_return_all_credits(&enic->intr[err_intr]);
  430. enic_log_q_error(enic);
  431. /* schedule recovery from WQ/RQ error */
  432. schedule_work(&enic->reset);
  433. return IRQ_HANDLED;
  434. }
  435. if (ENIC_TEST_INTR(pba, io_intr)) {
  436. if (napi_schedule_prep(&enic->napi[0]))
  437. __napi_schedule(&enic->napi[0]);
  438. } else {
  439. vnic_intr_unmask(&enic->intr[io_intr]);
  440. }
  441. return IRQ_HANDLED;
  442. }
  443. static irqreturn_t enic_isr_msi(int irq, void *data)
  444. {
  445. struct enic *enic = data;
  446. /* With MSI, there is no sharing of interrupts, so this is
  447. * our interrupt and there is no need to ack it. The device
  448. * is not providing per-vector masking, so the OS will not
  449. * write to PCI config space to mask/unmask the interrupt.
  450. * We're using mask_on_assertion for MSI, so the device
  451. * automatically masks the interrupt when the interrupt is
  452. * generated. Later, when exiting polling, the interrupt
  453. * will be unmasked (see enic_poll).
  454. *
  455. * Also, the device uses the same PCIe Traffic Class (TC)
  456. * for Memory Write data and MSI, so there are no ordering
  457. * issues; the MSI will always arrive at the Root Complex
  458. * _after_ corresponding Memory Writes (i.e. descriptor
  459. * writes).
  460. */
  461. napi_schedule(&enic->napi[0]);
  462. return IRQ_HANDLED;
  463. }
  464. static irqreturn_t enic_isr_msix_rq(int irq, void *data)
  465. {
  466. struct napi_struct *napi = data;
  467. /* schedule NAPI polling for RQ cleanup */
  468. napi_schedule(napi);
  469. return IRQ_HANDLED;
  470. }
  471. static irqreturn_t enic_isr_msix_wq(int irq, void *data)
  472. {
  473. struct enic *enic = data;
  474. unsigned int cq = enic_cq_wq(enic, 0);
  475. unsigned int intr = enic_msix_wq_intr(enic, 0);
  476. unsigned int wq_work_to_do = -1; /* no limit */
  477. unsigned int wq_work_done;
  478. wq_work_done = vnic_cq_service(&enic->cq[cq],
  479. wq_work_to_do, enic_wq_service, NULL);
  480. vnic_intr_return_credits(&enic->intr[intr],
  481. wq_work_done,
  482. 1 /* unmask intr */,
  483. 1 /* reset intr timer */);
  484. return IRQ_HANDLED;
  485. }
  486. static irqreturn_t enic_isr_msix_err(int irq, void *data)
  487. {
  488. struct enic *enic = data;
  489. unsigned int intr = enic_msix_err_intr(enic);
  490. vnic_intr_return_all_credits(&enic->intr[intr]);
  491. enic_log_q_error(enic);
  492. /* schedule recovery from WQ/RQ error */
  493. schedule_work(&enic->reset);
  494. return IRQ_HANDLED;
  495. }
  496. static irqreturn_t enic_isr_msix_notify(int irq, void *data)
  497. {
  498. struct enic *enic = data;
  499. unsigned int intr = enic_msix_notify_intr(enic);
  500. vnic_intr_return_all_credits(&enic->intr[intr]);
  501. enic_notify_check(enic);
  502. return IRQ_HANDLED;
  503. }
  504. static inline void enic_queue_wq_skb_cont(struct enic *enic,
  505. struct vnic_wq *wq, struct sk_buff *skb,
  506. unsigned int len_left, int loopback)
  507. {
  508. const skb_frag_t *frag;
  509. /* Queue additional data fragments */
  510. for (frag = skb_shinfo(skb)->frags; len_left; frag++) {
  511. len_left -= skb_frag_size(frag);
  512. enic_queue_wq_desc_cont(wq, skb,
  513. skb_frag_dma_map(&enic->pdev->dev,
  514. frag, 0, skb_frag_size(frag),
  515. DMA_TO_DEVICE),
  516. skb_frag_size(frag),
  517. (len_left == 0), /* EOP? */
  518. loopback);
  519. }
  520. }
  521. static inline void enic_queue_wq_skb_vlan(struct enic *enic,
  522. struct vnic_wq *wq, struct sk_buff *skb,
  523. int vlan_tag_insert, unsigned int vlan_tag, int loopback)
  524. {
  525. unsigned int head_len = skb_headlen(skb);
  526. unsigned int len_left = skb->len - head_len;
  527. int eop = (len_left == 0);
  528. /* Queue the main skb fragment. The fragments are no larger
  529. * than max MTU(9000)+ETH_HDR_LEN(14) bytes, which is less
  530. * than WQ_ENET_MAX_DESC_LEN length. So only one descriptor
  531. * per fragment is queued.
  532. */
  533. enic_queue_wq_desc(wq, skb,
  534. pci_map_single(enic->pdev, skb->data,
  535. head_len, PCI_DMA_TODEVICE),
  536. head_len,
  537. vlan_tag_insert, vlan_tag,
  538. eop, loopback);
  539. if (!eop)
  540. enic_queue_wq_skb_cont(enic, wq, skb, len_left, loopback);
  541. }
  542. static inline void enic_queue_wq_skb_csum_l4(struct enic *enic,
  543. struct vnic_wq *wq, struct sk_buff *skb,
  544. int vlan_tag_insert, unsigned int vlan_tag, int loopback)
  545. {
  546. unsigned int head_len = skb_headlen(skb);
  547. unsigned int len_left = skb->len - head_len;
  548. unsigned int hdr_len = skb_checksum_start_offset(skb);
  549. unsigned int csum_offset = hdr_len + skb->csum_offset;
  550. int eop = (len_left == 0);
  551. /* Queue the main skb fragment. The fragments are no larger
  552. * than max MTU(9000)+ETH_HDR_LEN(14) bytes, which is less
  553. * than WQ_ENET_MAX_DESC_LEN length. So only one descriptor
  554. * per fragment is queued.
  555. */
  556. enic_queue_wq_desc_csum_l4(wq, skb,
  557. pci_map_single(enic->pdev, skb->data,
  558. head_len, PCI_DMA_TODEVICE),
  559. head_len,
  560. csum_offset,
  561. hdr_len,
  562. vlan_tag_insert, vlan_tag,
  563. eop, loopback);
  564. if (!eop)
  565. enic_queue_wq_skb_cont(enic, wq, skb, len_left, loopback);
  566. }
  567. static inline void enic_queue_wq_skb_tso(struct enic *enic,
  568. struct vnic_wq *wq, struct sk_buff *skb, unsigned int mss,
  569. int vlan_tag_insert, unsigned int vlan_tag, int loopback)
  570. {
  571. unsigned int frag_len_left = skb_headlen(skb);
  572. unsigned int len_left = skb->len - frag_len_left;
  573. unsigned int hdr_len = skb_transport_offset(skb) + tcp_hdrlen(skb);
  574. int eop = (len_left == 0);
  575. unsigned int len;
  576. dma_addr_t dma_addr;
  577. unsigned int offset = 0;
  578. skb_frag_t *frag;
  579. /* Preload TCP csum field with IP pseudo hdr calculated
  580. * with IP length set to zero. HW will later add in length
  581. * to each TCP segment resulting from the TSO.
  582. */
  583. if (skb->protocol == cpu_to_be16(ETH_P_IP)) {
  584. ip_hdr(skb)->check = 0;
  585. tcp_hdr(skb)->check = ~csum_tcpudp_magic(ip_hdr(skb)->saddr,
  586. ip_hdr(skb)->daddr, 0, IPPROTO_TCP, 0);
  587. } else if (skb->protocol == cpu_to_be16(ETH_P_IPV6)) {
  588. tcp_hdr(skb)->check = ~csum_ipv6_magic(&ipv6_hdr(skb)->saddr,
  589. &ipv6_hdr(skb)->daddr, 0, IPPROTO_TCP, 0);
  590. }
  591. /* Queue WQ_ENET_MAX_DESC_LEN length descriptors
  592. * for the main skb fragment
  593. */
  594. while (frag_len_left) {
  595. len = min(frag_len_left, (unsigned int)WQ_ENET_MAX_DESC_LEN);
  596. dma_addr = pci_map_single(enic->pdev, skb->data + offset,
  597. len, PCI_DMA_TODEVICE);
  598. enic_queue_wq_desc_tso(wq, skb,
  599. dma_addr,
  600. len,
  601. mss, hdr_len,
  602. vlan_tag_insert, vlan_tag,
  603. eop && (len == frag_len_left), loopback);
  604. frag_len_left -= len;
  605. offset += len;
  606. }
  607. if (eop)
  608. return;
  609. /* Queue WQ_ENET_MAX_DESC_LEN length descriptors
  610. * for additional data fragments
  611. */
  612. for (frag = skb_shinfo(skb)->frags; len_left; frag++) {
  613. len_left -= skb_frag_size(frag);
  614. frag_len_left = skb_frag_size(frag);
  615. offset = 0;
  616. while (frag_len_left) {
  617. len = min(frag_len_left,
  618. (unsigned int)WQ_ENET_MAX_DESC_LEN);
  619. dma_addr = skb_frag_dma_map(&enic->pdev->dev, frag,
  620. offset, len,
  621. DMA_TO_DEVICE);
  622. enic_queue_wq_desc_cont(wq, skb,
  623. dma_addr,
  624. len,
  625. (len_left == 0) &&
  626. (len == frag_len_left), /* EOP? */
  627. loopback);
  628. frag_len_left -= len;
  629. offset += len;
  630. }
  631. }
  632. }
  633. static inline void enic_queue_wq_skb(struct enic *enic,
  634. struct vnic_wq *wq, struct sk_buff *skb)
  635. {
  636. unsigned int mss = skb_shinfo(skb)->gso_size;
  637. unsigned int vlan_tag = 0;
  638. int vlan_tag_insert = 0;
  639. int loopback = 0;
  640. if (vlan_tx_tag_present(skb)) {
  641. /* VLAN tag from trunking driver */
  642. vlan_tag_insert = 1;
  643. vlan_tag = vlan_tx_tag_get(skb);
  644. } else if (enic->loop_enable) {
  645. vlan_tag = enic->loop_tag;
  646. loopback = 1;
  647. }
  648. if (mss)
  649. enic_queue_wq_skb_tso(enic, wq, skb, mss,
  650. vlan_tag_insert, vlan_tag, loopback);
  651. else if (skb->ip_summed == CHECKSUM_PARTIAL)
  652. enic_queue_wq_skb_csum_l4(enic, wq, skb,
  653. vlan_tag_insert, vlan_tag, loopback);
  654. else
  655. enic_queue_wq_skb_vlan(enic, wq, skb,
  656. vlan_tag_insert, vlan_tag, loopback);
  657. }
  658. /* netif_tx_lock held, process context with BHs disabled, or BH */
  659. static netdev_tx_t enic_hard_start_xmit(struct sk_buff *skb,
  660. struct net_device *netdev)
  661. {
  662. struct enic *enic = netdev_priv(netdev);
  663. struct vnic_wq *wq = &enic->wq[0];
  664. unsigned long flags;
  665. if (skb->len <= 0) {
  666. dev_kfree_skb(skb);
  667. return NETDEV_TX_OK;
  668. }
  669. /* Non-TSO sends must fit within ENIC_NON_TSO_MAX_DESC descs,
  670. * which is very likely. In the off chance it's going to take
  671. * more than * ENIC_NON_TSO_MAX_DESC, linearize the skb.
  672. */
  673. if (skb_shinfo(skb)->gso_size == 0 &&
  674. skb_shinfo(skb)->nr_frags + 1 > ENIC_NON_TSO_MAX_DESC &&
  675. skb_linearize(skb)) {
  676. dev_kfree_skb(skb);
  677. return NETDEV_TX_OK;
  678. }
  679. spin_lock_irqsave(&enic->wq_lock[0], flags);
  680. if (vnic_wq_desc_avail(wq) <
  681. skb_shinfo(skb)->nr_frags + ENIC_DESC_MAX_SPLITS) {
  682. netif_stop_queue(netdev);
  683. /* This is a hard error, log it */
  684. netdev_err(netdev, "BUG! Tx ring full when queue awake!\n");
  685. spin_unlock_irqrestore(&enic->wq_lock[0], flags);
  686. return NETDEV_TX_BUSY;
  687. }
  688. enic_queue_wq_skb(enic, wq, skb);
  689. if (vnic_wq_desc_avail(wq) < MAX_SKB_FRAGS + ENIC_DESC_MAX_SPLITS)
  690. netif_stop_queue(netdev);
  691. spin_unlock_irqrestore(&enic->wq_lock[0], flags);
  692. return NETDEV_TX_OK;
  693. }
  694. /* dev_base_lock rwlock held, nominally process context */
  695. static struct rtnl_link_stats64 *enic_get_stats(struct net_device *netdev,
  696. struct rtnl_link_stats64 *net_stats)
  697. {
  698. struct enic *enic = netdev_priv(netdev);
  699. struct vnic_stats *stats;
  700. enic_dev_stats_dump(enic, &stats);
  701. net_stats->tx_packets = stats->tx.tx_frames_ok;
  702. net_stats->tx_bytes = stats->tx.tx_bytes_ok;
  703. net_stats->tx_errors = stats->tx.tx_errors;
  704. net_stats->tx_dropped = stats->tx.tx_drops;
  705. net_stats->rx_packets = stats->rx.rx_frames_ok;
  706. net_stats->rx_bytes = stats->rx.rx_bytes_ok;
  707. net_stats->rx_errors = stats->rx.rx_errors;
  708. net_stats->multicast = stats->rx.rx_multicast_frames_ok;
  709. net_stats->rx_over_errors = enic->rq_truncated_pkts;
  710. net_stats->rx_crc_errors = enic->rq_bad_fcs;
  711. net_stats->rx_dropped = stats->rx.rx_no_bufs + stats->rx.rx_drop;
  712. return net_stats;
  713. }
  714. void enic_reset_addr_lists(struct enic *enic)
  715. {
  716. enic->mc_count = 0;
  717. enic->uc_count = 0;
  718. enic->flags = 0;
  719. }
  720. static int enic_set_mac_addr(struct net_device *netdev, char *addr)
  721. {
  722. struct enic *enic = netdev_priv(netdev);
  723. if (enic_is_dynamic(enic) || enic_is_sriov_vf(enic)) {
  724. if (!is_valid_ether_addr(addr) && !is_zero_ether_addr(addr))
  725. return -EADDRNOTAVAIL;
  726. } else {
  727. if (!is_valid_ether_addr(addr))
  728. return -EADDRNOTAVAIL;
  729. }
  730. memcpy(netdev->dev_addr, addr, netdev->addr_len);
  731. return 0;
  732. }
  733. static int enic_set_mac_address_dynamic(struct net_device *netdev, void *p)
  734. {
  735. struct enic *enic = netdev_priv(netdev);
  736. struct sockaddr *saddr = p;
  737. char *addr = saddr->sa_data;
  738. int err;
  739. if (netif_running(enic->netdev)) {
  740. err = enic_dev_del_station_addr(enic);
  741. if (err)
  742. return err;
  743. }
  744. err = enic_set_mac_addr(netdev, addr);
  745. if (err)
  746. return err;
  747. if (netif_running(enic->netdev)) {
  748. err = enic_dev_add_station_addr(enic);
  749. if (err)
  750. return err;
  751. }
  752. return err;
  753. }
  754. static int enic_set_mac_address(struct net_device *netdev, void *p)
  755. {
  756. struct sockaddr *saddr = p;
  757. char *addr = saddr->sa_data;
  758. struct enic *enic = netdev_priv(netdev);
  759. int err;
  760. err = enic_dev_del_station_addr(enic);
  761. if (err)
  762. return err;
  763. err = enic_set_mac_addr(netdev, addr);
  764. if (err)
  765. return err;
  766. return enic_dev_add_station_addr(enic);
  767. }
  768. static void enic_update_multicast_addr_list(struct enic *enic)
  769. {
  770. struct net_device *netdev = enic->netdev;
  771. struct netdev_hw_addr *ha;
  772. unsigned int mc_count = netdev_mc_count(netdev);
  773. u8 mc_addr[ENIC_MULTICAST_PERFECT_FILTERS][ETH_ALEN];
  774. unsigned int i, j;
  775. if (mc_count > ENIC_MULTICAST_PERFECT_FILTERS) {
  776. netdev_warn(netdev, "Registering only %d out of %d "
  777. "multicast addresses\n",
  778. ENIC_MULTICAST_PERFECT_FILTERS, mc_count);
  779. mc_count = ENIC_MULTICAST_PERFECT_FILTERS;
  780. }
  781. /* Is there an easier way? Trying to minimize to
  782. * calls to add/del multicast addrs. We keep the
  783. * addrs from the last call in enic->mc_addr and
  784. * look for changes to add/del.
  785. */
  786. i = 0;
  787. netdev_for_each_mc_addr(ha, netdev) {
  788. if (i == mc_count)
  789. break;
  790. memcpy(mc_addr[i++], ha->addr, ETH_ALEN);
  791. }
  792. for (i = 0; i < enic->mc_count; i++) {
  793. for (j = 0; j < mc_count; j++)
  794. if (compare_ether_addr(enic->mc_addr[i],
  795. mc_addr[j]) == 0)
  796. break;
  797. if (j == mc_count)
  798. enic_dev_del_addr(enic, enic->mc_addr[i]);
  799. }
  800. for (i = 0; i < mc_count; i++) {
  801. for (j = 0; j < enic->mc_count; j++)
  802. if (compare_ether_addr(mc_addr[i],
  803. enic->mc_addr[j]) == 0)
  804. break;
  805. if (j == enic->mc_count)
  806. enic_dev_add_addr(enic, mc_addr[i]);
  807. }
  808. /* Save the list to compare against next time
  809. */
  810. for (i = 0; i < mc_count; i++)
  811. memcpy(enic->mc_addr[i], mc_addr[i], ETH_ALEN);
  812. enic->mc_count = mc_count;
  813. }
  814. static void enic_update_unicast_addr_list(struct enic *enic)
  815. {
  816. struct net_device *netdev = enic->netdev;
  817. struct netdev_hw_addr *ha;
  818. unsigned int uc_count = netdev_uc_count(netdev);
  819. u8 uc_addr[ENIC_UNICAST_PERFECT_FILTERS][ETH_ALEN];
  820. unsigned int i, j;
  821. if (uc_count > ENIC_UNICAST_PERFECT_FILTERS) {
  822. netdev_warn(netdev, "Registering only %d out of %d "
  823. "unicast addresses\n",
  824. ENIC_UNICAST_PERFECT_FILTERS, uc_count);
  825. uc_count = ENIC_UNICAST_PERFECT_FILTERS;
  826. }
  827. /* Is there an easier way? Trying to minimize to
  828. * calls to add/del unicast addrs. We keep the
  829. * addrs from the last call in enic->uc_addr and
  830. * look for changes to add/del.
  831. */
  832. i = 0;
  833. netdev_for_each_uc_addr(ha, netdev) {
  834. if (i == uc_count)
  835. break;
  836. memcpy(uc_addr[i++], ha->addr, ETH_ALEN);
  837. }
  838. for (i = 0; i < enic->uc_count; i++) {
  839. for (j = 0; j < uc_count; j++)
  840. if (compare_ether_addr(enic->uc_addr[i],
  841. uc_addr[j]) == 0)
  842. break;
  843. if (j == uc_count)
  844. enic_dev_del_addr(enic, enic->uc_addr[i]);
  845. }
  846. for (i = 0; i < uc_count; i++) {
  847. for (j = 0; j < enic->uc_count; j++)
  848. if (compare_ether_addr(uc_addr[i],
  849. enic->uc_addr[j]) == 0)
  850. break;
  851. if (j == enic->uc_count)
  852. enic_dev_add_addr(enic, uc_addr[i]);
  853. }
  854. /* Save the list to compare against next time
  855. */
  856. for (i = 0; i < uc_count; i++)
  857. memcpy(enic->uc_addr[i], uc_addr[i], ETH_ALEN);
  858. enic->uc_count = uc_count;
  859. }
  860. /* netif_tx_lock held, BHs disabled */
  861. static void enic_set_rx_mode(struct net_device *netdev)
  862. {
  863. struct enic *enic = netdev_priv(netdev);
  864. int directed = 1;
  865. int multicast = (netdev->flags & IFF_MULTICAST) ? 1 : 0;
  866. int broadcast = (netdev->flags & IFF_BROADCAST) ? 1 : 0;
  867. int promisc = (netdev->flags & IFF_PROMISC) ||
  868. netdev_uc_count(netdev) > ENIC_UNICAST_PERFECT_FILTERS;
  869. int allmulti = (netdev->flags & IFF_ALLMULTI) ||
  870. netdev_mc_count(netdev) > ENIC_MULTICAST_PERFECT_FILTERS;
  871. unsigned int flags = netdev->flags |
  872. (allmulti ? IFF_ALLMULTI : 0) |
  873. (promisc ? IFF_PROMISC : 0);
  874. if (enic->flags != flags) {
  875. enic->flags = flags;
  876. enic_dev_packet_filter(enic, directed,
  877. multicast, broadcast, promisc, allmulti);
  878. }
  879. if (!promisc) {
  880. enic_update_unicast_addr_list(enic);
  881. if (!allmulti)
  882. enic_update_multicast_addr_list(enic);
  883. }
  884. }
  885. /* netif_tx_lock held, BHs disabled */
  886. static void enic_tx_timeout(struct net_device *netdev)
  887. {
  888. struct enic *enic = netdev_priv(netdev);
  889. schedule_work(&enic->reset);
  890. }
  891. static int enic_set_vf_mac(struct net_device *netdev, int vf, u8 *mac)
  892. {
  893. struct enic *enic = netdev_priv(netdev);
  894. struct enic_port_profile *pp;
  895. int err;
  896. ENIC_PP_BY_INDEX(enic, vf, pp, &err);
  897. if (err)
  898. return err;
  899. if (is_valid_ether_addr(mac)) {
  900. memcpy(pp->vf_mac, mac, ETH_ALEN);
  901. return 0;
  902. } else
  903. return -EINVAL;
  904. }
  905. static int enic_set_vf_port(struct net_device *netdev, int vf,
  906. struct nlattr *port[])
  907. {
  908. struct enic *enic = netdev_priv(netdev);
  909. struct enic_port_profile prev_pp;
  910. struct enic_port_profile *pp;
  911. int err = 0, restore_pp = 1;
  912. ENIC_PP_BY_INDEX(enic, vf, pp, &err);
  913. if (err)
  914. return err;
  915. if (!port[IFLA_PORT_REQUEST])
  916. return -EOPNOTSUPP;
  917. memcpy(&prev_pp, pp, sizeof(*enic->pp));
  918. memset(pp, 0, sizeof(*enic->pp));
  919. pp->set |= ENIC_SET_REQUEST;
  920. pp->request = nla_get_u8(port[IFLA_PORT_REQUEST]);
  921. if (port[IFLA_PORT_PROFILE]) {
  922. pp->set |= ENIC_SET_NAME;
  923. memcpy(pp->name, nla_data(port[IFLA_PORT_PROFILE]),
  924. PORT_PROFILE_MAX);
  925. }
  926. if (port[IFLA_PORT_INSTANCE_UUID]) {
  927. pp->set |= ENIC_SET_INSTANCE;
  928. memcpy(pp->instance_uuid,
  929. nla_data(port[IFLA_PORT_INSTANCE_UUID]), PORT_UUID_MAX);
  930. }
  931. if (port[IFLA_PORT_HOST_UUID]) {
  932. pp->set |= ENIC_SET_HOST;
  933. memcpy(pp->host_uuid,
  934. nla_data(port[IFLA_PORT_HOST_UUID]), PORT_UUID_MAX);
  935. }
  936. /* Special case handling: mac came from IFLA_VF_MAC */
  937. if (!is_zero_ether_addr(prev_pp.vf_mac))
  938. memcpy(pp->mac_addr, prev_pp.vf_mac, ETH_ALEN);
  939. if (vf == PORT_SELF_VF && is_zero_ether_addr(netdev->dev_addr))
  940. random_ether_addr(netdev->dev_addr);
  941. err = enic_process_set_pp_request(enic, vf, &prev_pp, &restore_pp);
  942. if (err) {
  943. if (restore_pp) {
  944. /* Things are still the way they were: Implicit
  945. * DISASSOCIATE failed
  946. */
  947. memcpy(pp, &prev_pp, sizeof(*pp));
  948. } else {
  949. memset(pp, 0, sizeof(*pp));
  950. if (vf == PORT_SELF_VF)
  951. memset(netdev->dev_addr, 0, ETH_ALEN);
  952. }
  953. } else {
  954. /* Set flag to indicate that the port assoc/disassoc
  955. * request has been sent out to fw
  956. */
  957. pp->set |= ENIC_PORT_REQUEST_APPLIED;
  958. /* If DISASSOCIATE, clean up all assigned/saved macaddresses */
  959. if (pp->request == PORT_REQUEST_DISASSOCIATE) {
  960. memset(pp->mac_addr, 0, ETH_ALEN);
  961. if (vf == PORT_SELF_VF)
  962. memset(netdev->dev_addr, 0, ETH_ALEN);
  963. }
  964. }
  965. memset(pp->vf_mac, 0, ETH_ALEN);
  966. return err;
  967. }
  968. static int enic_get_vf_port(struct net_device *netdev, int vf,
  969. struct sk_buff *skb)
  970. {
  971. struct enic *enic = netdev_priv(netdev);
  972. u16 response = PORT_PROFILE_RESPONSE_SUCCESS;
  973. struct enic_port_profile *pp;
  974. int err;
  975. ENIC_PP_BY_INDEX(enic, vf, pp, &err);
  976. if (err)
  977. return err;
  978. if (!(pp->set & ENIC_PORT_REQUEST_APPLIED))
  979. return -ENODATA;
  980. err = enic_process_get_pp_request(enic, vf, pp->request, &response);
  981. if (err)
  982. return err;
  983. NLA_PUT_U16(skb, IFLA_PORT_REQUEST, pp->request);
  984. NLA_PUT_U16(skb, IFLA_PORT_RESPONSE, response);
  985. if (pp->set & ENIC_SET_NAME)
  986. NLA_PUT(skb, IFLA_PORT_PROFILE, PORT_PROFILE_MAX,
  987. pp->name);
  988. if (pp->set & ENIC_SET_INSTANCE)
  989. NLA_PUT(skb, IFLA_PORT_INSTANCE_UUID, PORT_UUID_MAX,
  990. pp->instance_uuid);
  991. if (pp->set & ENIC_SET_HOST)
  992. NLA_PUT(skb, IFLA_PORT_HOST_UUID, PORT_UUID_MAX,
  993. pp->host_uuid);
  994. return 0;
  995. nla_put_failure:
  996. return -EMSGSIZE;
  997. }
  998. static void enic_free_rq_buf(struct vnic_rq *rq, struct vnic_rq_buf *buf)
  999. {
  1000. struct enic *enic = vnic_dev_priv(rq->vdev);
  1001. if (!buf->os_buf)
  1002. return;
  1003. pci_unmap_single(enic->pdev, buf->dma_addr,
  1004. buf->len, PCI_DMA_FROMDEVICE);
  1005. dev_kfree_skb_any(buf->os_buf);
  1006. }
  1007. static int enic_rq_alloc_buf(struct vnic_rq *rq)
  1008. {
  1009. struct enic *enic = vnic_dev_priv(rq->vdev);
  1010. struct net_device *netdev = enic->netdev;
  1011. struct sk_buff *skb;
  1012. unsigned int len = netdev->mtu + VLAN_ETH_HLEN;
  1013. unsigned int os_buf_index = 0;
  1014. dma_addr_t dma_addr;
  1015. skb = netdev_alloc_skb_ip_align(netdev, len);
  1016. if (!skb)
  1017. return -ENOMEM;
  1018. dma_addr = pci_map_single(enic->pdev, skb->data,
  1019. len, PCI_DMA_FROMDEVICE);
  1020. enic_queue_rq_desc(rq, skb, os_buf_index,
  1021. dma_addr, len);
  1022. return 0;
  1023. }
  1024. static void enic_rq_indicate_buf(struct vnic_rq *rq,
  1025. struct cq_desc *cq_desc, struct vnic_rq_buf *buf,
  1026. int skipped, void *opaque)
  1027. {
  1028. struct enic *enic = vnic_dev_priv(rq->vdev);
  1029. struct net_device *netdev = enic->netdev;
  1030. struct sk_buff *skb;
  1031. u8 type, color, eop, sop, ingress_port, vlan_stripped;
  1032. u8 fcoe, fcoe_sof, fcoe_fc_crc_ok, fcoe_enc_error, fcoe_eof;
  1033. u8 tcp_udp_csum_ok, udp, tcp, ipv4_csum_ok;
  1034. u8 ipv6, ipv4, ipv4_fragment, fcs_ok, rss_type, csum_not_calc;
  1035. u8 packet_error;
  1036. u16 q_number, completed_index, bytes_written, vlan_tci, checksum;
  1037. u32 rss_hash;
  1038. if (skipped)
  1039. return;
  1040. skb = buf->os_buf;
  1041. prefetch(skb->data - NET_IP_ALIGN);
  1042. pci_unmap_single(enic->pdev, buf->dma_addr,
  1043. buf->len, PCI_DMA_FROMDEVICE);
  1044. cq_enet_rq_desc_dec((struct cq_enet_rq_desc *)cq_desc,
  1045. &type, &color, &q_number, &completed_index,
  1046. &ingress_port, &fcoe, &eop, &sop, &rss_type,
  1047. &csum_not_calc, &rss_hash, &bytes_written,
  1048. &packet_error, &vlan_stripped, &vlan_tci, &checksum,
  1049. &fcoe_sof, &fcoe_fc_crc_ok, &fcoe_enc_error,
  1050. &fcoe_eof, &tcp_udp_csum_ok, &udp, &tcp,
  1051. &ipv4_csum_ok, &ipv6, &ipv4, &ipv4_fragment,
  1052. &fcs_ok);
  1053. if (packet_error) {
  1054. if (!fcs_ok) {
  1055. if (bytes_written > 0)
  1056. enic->rq_bad_fcs++;
  1057. else if (bytes_written == 0)
  1058. enic->rq_truncated_pkts++;
  1059. }
  1060. dev_kfree_skb_any(skb);
  1061. return;
  1062. }
  1063. if (eop && bytes_written > 0) {
  1064. /* Good receive
  1065. */
  1066. skb_put(skb, bytes_written);
  1067. skb->protocol = eth_type_trans(skb, netdev);
  1068. if ((netdev->features & NETIF_F_RXCSUM) && !csum_not_calc) {
  1069. skb->csum = htons(checksum);
  1070. skb->ip_summed = CHECKSUM_COMPLETE;
  1071. }
  1072. skb->dev = netdev;
  1073. if (vlan_stripped)
  1074. __vlan_hwaccel_put_tag(skb, vlan_tci);
  1075. if (netdev->features & NETIF_F_GRO)
  1076. napi_gro_receive(&enic->napi[q_number], skb);
  1077. else
  1078. netif_receive_skb(skb);
  1079. } else {
  1080. /* Buffer overflow
  1081. */
  1082. dev_kfree_skb_any(skb);
  1083. }
  1084. }
  1085. static int enic_rq_service(struct vnic_dev *vdev, struct cq_desc *cq_desc,
  1086. u8 type, u16 q_number, u16 completed_index, void *opaque)
  1087. {
  1088. struct enic *enic = vnic_dev_priv(vdev);
  1089. vnic_rq_service(&enic->rq[q_number], cq_desc,
  1090. completed_index, VNIC_RQ_RETURN_DESC,
  1091. enic_rq_indicate_buf, opaque);
  1092. return 0;
  1093. }
  1094. static int enic_poll(struct napi_struct *napi, int budget)
  1095. {
  1096. struct net_device *netdev = napi->dev;
  1097. struct enic *enic = netdev_priv(netdev);
  1098. unsigned int cq_rq = enic_cq_rq(enic, 0);
  1099. unsigned int cq_wq = enic_cq_wq(enic, 0);
  1100. unsigned int intr = enic_legacy_io_intr();
  1101. unsigned int rq_work_to_do = budget;
  1102. unsigned int wq_work_to_do = -1; /* no limit */
  1103. unsigned int work_done, rq_work_done, wq_work_done;
  1104. int err;
  1105. /* Service RQ (first) and WQ
  1106. */
  1107. rq_work_done = vnic_cq_service(&enic->cq[cq_rq],
  1108. rq_work_to_do, enic_rq_service, NULL);
  1109. wq_work_done = vnic_cq_service(&enic->cq[cq_wq],
  1110. wq_work_to_do, enic_wq_service, NULL);
  1111. /* Accumulate intr event credits for this polling
  1112. * cycle. An intr event is the completion of a
  1113. * a WQ or RQ packet.
  1114. */
  1115. work_done = rq_work_done + wq_work_done;
  1116. if (work_done > 0)
  1117. vnic_intr_return_credits(&enic->intr[intr],
  1118. work_done,
  1119. 0 /* don't unmask intr */,
  1120. 0 /* don't reset intr timer */);
  1121. err = vnic_rq_fill(&enic->rq[0], enic_rq_alloc_buf);
  1122. /* Buffer allocation failed. Stay in polling
  1123. * mode so we can try to fill the ring again.
  1124. */
  1125. if (err)
  1126. rq_work_done = rq_work_to_do;
  1127. if (rq_work_done < rq_work_to_do) {
  1128. /* Some work done, but not enough to stay in polling,
  1129. * exit polling
  1130. */
  1131. napi_complete(napi);
  1132. vnic_intr_unmask(&enic->intr[intr]);
  1133. }
  1134. return rq_work_done;
  1135. }
  1136. static int enic_poll_msix(struct napi_struct *napi, int budget)
  1137. {
  1138. struct net_device *netdev = napi->dev;
  1139. struct enic *enic = netdev_priv(netdev);
  1140. unsigned int rq = (napi - &enic->napi[0]);
  1141. unsigned int cq = enic_cq_rq(enic, rq);
  1142. unsigned int intr = enic_msix_rq_intr(enic, rq);
  1143. unsigned int work_to_do = budget;
  1144. unsigned int work_done;
  1145. int err;
  1146. /* Service RQ
  1147. */
  1148. work_done = vnic_cq_service(&enic->cq[cq],
  1149. work_to_do, enic_rq_service, NULL);
  1150. /* Return intr event credits for this polling
  1151. * cycle. An intr event is the completion of a
  1152. * RQ packet.
  1153. */
  1154. if (work_done > 0)
  1155. vnic_intr_return_credits(&enic->intr[intr],
  1156. work_done,
  1157. 0 /* don't unmask intr */,
  1158. 0 /* don't reset intr timer */);
  1159. err = vnic_rq_fill(&enic->rq[rq], enic_rq_alloc_buf);
  1160. /* Buffer allocation failed. Stay in polling mode
  1161. * so we can try to fill the ring again.
  1162. */
  1163. if (err)
  1164. work_done = work_to_do;
  1165. if (work_done < work_to_do) {
  1166. /* Some work done, but not enough to stay in polling,
  1167. * exit polling
  1168. */
  1169. napi_complete(napi);
  1170. vnic_intr_unmask(&enic->intr[intr]);
  1171. }
  1172. return work_done;
  1173. }
  1174. static void enic_notify_timer(unsigned long data)
  1175. {
  1176. struct enic *enic = (struct enic *)data;
  1177. enic_notify_check(enic);
  1178. mod_timer(&enic->notify_timer,
  1179. round_jiffies(jiffies + ENIC_NOTIFY_TIMER_PERIOD));
  1180. }
  1181. static void enic_free_intr(struct enic *enic)
  1182. {
  1183. struct net_device *netdev = enic->netdev;
  1184. unsigned int i;
  1185. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  1186. case VNIC_DEV_INTR_MODE_INTX:
  1187. free_irq(enic->pdev->irq, netdev);
  1188. break;
  1189. case VNIC_DEV_INTR_MODE_MSI:
  1190. free_irq(enic->pdev->irq, enic);
  1191. break;
  1192. case VNIC_DEV_INTR_MODE_MSIX:
  1193. for (i = 0; i < ARRAY_SIZE(enic->msix); i++)
  1194. if (enic->msix[i].requested)
  1195. free_irq(enic->msix_entry[i].vector,
  1196. enic->msix[i].devid);
  1197. break;
  1198. default:
  1199. break;
  1200. }
  1201. }
  1202. static int enic_request_intr(struct enic *enic)
  1203. {
  1204. struct net_device *netdev = enic->netdev;
  1205. unsigned int i, intr;
  1206. int err = 0;
  1207. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  1208. case VNIC_DEV_INTR_MODE_INTX:
  1209. err = request_irq(enic->pdev->irq, enic_isr_legacy,
  1210. IRQF_SHARED, netdev->name, netdev);
  1211. break;
  1212. case VNIC_DEV_INTR_MODE_MSI:
  1213. err = request_irq(enic->pdev->irq, enic_isr_msi,
  1214. 0, netdev->name, enic);
  1215. break;
  1216. case VNIC_DEV_INTR_MODE_MSIX:
  1217. for (i = 0; i < enic->rq_count; i++) {
  1218. intr = enic_msix_rq_intr(enic, i);
  1219. sprintf(enic->msix[intr].devname,
  1220. "%.11s-rx-%d", netdev->name, i);
  1221. enic->msix[intr].isr = enic_isr_msix_rq;
  1222. enic->msix[intr].devid = &enic->napi[i];
  1223. }
  1224. for (i = 0; i < enic->wq_count; i++) {
  1225. intr = enic_msix_wq_intr(enic, i);
  1226. sprintf(enic->msix[intr].devname,
  1227. "%.11s-tx-%d", netdev->name, i);
  1228. enic->msix[intr].isr = enic_isr_msix_wq;
  1229. enic->msix[intr].devid = enic;
  1230. }
  1231. intr = enic_msix_err_intr(enic);
  1232. sprintf(enic->msix[intr].devname,
  1233. "%.11s-err", netdev->name);
  1234. enic->msix[intr].isr = enic_isr_msix_err;
  1235. enic->msix[intr].devid = enic;
  1236. intr = enic_msix_notify_intr(enic);
  1237. sprintf(enic->msix[intr].devname,
  1238. "%.11s-notify", netdev->name);
  1239. enic->msix[intr].isr = enic_isr_msix_notify;
  1240. enic->msix[intr].devid = enic;
  1241. for (i = 0; i < ARRAY_SIZE(enic->msix); i++)
  1242. enic->msix[i].requested = 0;
  1243. for (i = 0; i < enic->intr_count; i++) {
  1244. err = request_irq(enic->msix_entry[i].vector,
  1245. enic->msix[i].isr, 0,
  1246. enic->msix[i].devname,
  1247. enic->msix[i].devid);
  1248. if (err) {
  1249. enic_free_intr(enic);
  1250. break;
  1251. }
  1252. enic->msix[i].requested = 1;
  1253. }
  1254. break;
  1255. default:
  1256. break;
  1257. }
  1258. return err;
  1259. }
  1260. static void enic_synchronize_irqs(struct enic *enic)
  1261. {
  1262. unsigned int i;
  1263. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  1264. case VNIC_DEV_INTR_MODE_INTX:
  1265. case VNIC_DEV_INTR_MODE_MSI:
  1266. synchronize_irq(enic->pdev->irq);
  1267. break;
  1268. case VNIC_DEV_INTR_MODE_MSIX:
  1269. for (i = 0; i < enic->intr_count; i++)
  1270. synchronize_irq(enic->msix_entry[i].vector);
  1271. break;
  1272. default:
  1273. break;
  1274. }
  1275. }
  1276. static int enic_dev_notify_set(struct enic *enic)
  1277. {
  1278. int err;
  1279. spin_lock(&enic->devcmd_lock);
  1280. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  1281. case VNIC_DEV_INTR_MODE_INTX:
  1282. err = vnic_dev_notify_set(enic->vdev,
  1283. enic_legacy_notify_intr());
  1284. break;
  1285. case VNIC_DEV_INTR_MODE_MSIX:
  1286. err = vnic_dev_notify_set(enic->vdev,
  1287. enic_msix_notify_intr(enic));
  1288. break;
  1289. default:
  1290. err = vnic_dev_notify_set(enic->vdev, -1 /* no intr */);
  1291. break;
  1292. }
  1293. spin_unlock(&enic->devcmd_lock);
  1294. return err;
  1295. }
  1296. static void enic_notify_timer_start(struct enic *enic)
  1297. {
  1298. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  1299. case VNIC_DEV_INTR_MODE_MSI:
  1300. mod_timer(&enic->notify_timer, jiffies);
  1301. break;
  1302. default:
  1303. /* Using intr for notification for INTx/MSI-X */
  1304. break;
  1305. }
  1306. }
  1307. /* rtnl lock is held, process context */
  1308. static int enic_open(struct net_device *netdev)
  1309. {
  1310. struct enic *enic = netdev_priv(netdev);
  1311. unsigned int i;
  1312. int err;
  1313. err = enic_request_intr(enic);
  1314. if (err) {
  1315. netdev_err(netdev, "Unable to request irq.\n");
  1316. return err;
  1317. }
  1318. err = enic_dev_notify_set(enic);
  1319. if (err) {
  1320. netdev_err(netdev,
  1321. "Failed to alloc notify buffer, aborting.\n");
  1322. goto err_out_free_intr;
  1323. }
  1324. for (i = 0; i < enic->rq_count; i++) {
  1325. vnic_rq_fill(&enic->rq[i], enic_rq_alloc_buf);
  1326. /* Need at least one buffer on ring to get going */
  1327. if (vnic_rq_desc_used(&enic->rq[i]) == 0) {
  1328. netdev_err(netdev, "Unable to alloc receive buffers\n");
  1329. err = -ENOMEM;
  1330. goto err_out_notify_unset;
  1331. }
  1332. }
  1333. for (i = 0; i < enic->wq_count; i++)
  1334. vnic_wq_enable(&enic->wq[i]);
  1335. for (i = 0; i < enic->rq_count; i++)
  1336. vnic_rq_enable(&enic->rq[i]);
  1337. if (!enic_is_dynamic(enic) && !enic_is_sriov_vf(enic))
  1338. enic_dev_add_station_addr(enic);
  1339. enic_set_rx_mode(netdev);
  1340. netif_wake_queue(netdev);
  1341. for (i = 0; i < enic->rq_count; i++)
  1342. napi_enable(&enic->napi[i]);
  1343. enic_dev_enable(enic);
  1344. for (i = 0; i < enic->intr_count; i++)
  1345. vnic_intr_unmask(&enic->intr[i]);
  1346. enic_notify_timer_start(enic);
  1347. return 0;
  1348. err_out_notify_unset:
  1349. enic_dev_notify_unset(enic);
  1350. err_out_free_intr:
  1351. enic_free_intr(enic);
  1352. return err;
  1353. }
  1354. /* rtnl lock is held, process context */
  1355. static int enic_stop(struct net_device *netdev)
  1356. {
  1357. struct enic *enic = netdev_priv(netdev);
  1358. unsigned int i;
  1359. int err;
  1360. for (i = 0; i < enic->intr_count; i++) {
  1361. vnic_intr_mask(&enic->intr[i]);
  1362. (void)vnic_intr_masked(&enic->intr[i]); /* flush write */
  1363. }
  1364. enic_synchronize_irqs(enic);
  1365. del_timer_sync(&enic->notify_timer);
  1366. enic_dev_disable(enic);
  1367. for (i = 0; i < enic->rq_count; i++)
  1368. napi_disable(&enic->napi[i]);
  1369. netif_carrier_off(netdev);
  1370. netif_tx_disable(netdev);
  1371. if (!enic_is_dynamic(enic) && !enic_is_sriov_vf(enic))
  1372. enic_dev_del_station_addr(enic);
  1373. for (i = 0; i < enic->wq_count; i++) {
  1374. err = vnic_wq_disable(&enic->wq[i]);
  1375. if (err)
  1376. return err;
  1377. }
  1378. for (i = 0; i < enic->rq_count; i++) {
  1379. err = vnic_rq_disable(&enic->rq[i]);
  1380. if (err)
  1381. return err;
  1382. }
  1383. enic_dev_notify_unset(enic);
  1384. enic_free_intr(enic);
  1385. for (i = 0; i < enic->wq_count; i++)
  1386. vnic_wq_clean(&enic->wq[i], enic_free_wq_buf);
  1387. for (i = 0; i < enic->rq_count; i++)
  1388. vnic_rq_clean(&enic->rq[i], enic_free_rq_buf);
  1389. for (i = 0; i < enic->cq_count; i++)
  1390. vnic_cq_clean(&enic->cq[i]);
  1391. for (i = 0; i < enic->intr_count; i++)
  1392. vnic_intr_clean(&enic->intr[i]);
  1393. return 0;
  1394. }
  1395. static int enic_change_mtu(struct net_device *netdev, int new_mtu)
  1396. {
  1397. struct enic *enic = netdev_priv(netdev);
  1398. int running = netif_running(netdev);
  1399. if (new_mtu < ENIC_MIN_MTU || new_mtu > ENIC_MAX_MTU)
  1400. return -EINVAL;
  1401. if (enic_is_dynamic(enic) || enic_is_sriov_vf(enic))
  1402. return -EOPNOTSUPP;
  1403. if (running)
  1404. enic_stop(netdev);
  1405. netdev->mtu = new_mtu;
  1406. if (netdev->mtu > enic->port_mtu)
  1407. netdev_warn(netdev,
  1408. "interface MTU (%d) set higher than port MTU (%d)\n",
  1409. netdev->mtu, enic->port_mtu);
  1410. if (running)
  1411. enic_open(netdev);
  1412. return 0;
  1413. }
  1414. static void enic_change_mtu_work(struct work_struct *work)
  1415. {
  1416. struct enic *enic = container_of(work, struct enic, change_mtu_work);
  1417. struct net_device *netdev = enic->netdev;
  1418. int new_mtu = vnic_dev_mtu(enic->vdev);
  1419. int err;
  1420. unsigned int i;
  1421. new_mtu = max_t(int, ENIC_MIN_MTU, min_t(int, ENIC_MAX_MTU, new_mtu));
  1422. rtnl_lock();
  1423. /* Stop RQ */
  1424. del_timer_sync(&enic->notify_timer);
  1425. for (i = 0; i < enic->rq_count; i++)
  1426. napi_disable(&enic->napi[i]);
  1427. vnic_intr_mask(&enic->intr[0]);
  1428. enic_synchronize_irqs(enic);
  1429. err = vnic_rq_disable(&enic->rq[0]);
  1430. if (err) {
  1431. netdev_err(netdev, "Unable to disable RQ.\n");
  1432. return;
  1433. }
  1434. vnic_rq_clean(&enic->rq[0], enic_free_rq_buf);
  1435. vnic_cq_clean(&enic->cq[0]);
  1436. vnic_intr_clean(&enic->intr[0]);
  1437. /* Fill RQ with new_mtu-sized buffers */
  1438. netdev->mtu = new_mtu;
  1439. vnic_rq_fill(&enic->rq[0], enic_rq_alloc_buf);
  1440. /* Need at least one buffer on ring to get going */
  1441. if (vnic_rq_desc_used(&enic->rq[0]) == 0) {
  1442. netdev_err(netdev, "Unable to alloc receive buffers.\n");
  1443. return;
  1444. }
  1445. /* Start RQ */
  1446. vnic_rq_enable(&enic->rq[0]);
  1447. napi_enable(&enic->napi[0]);
  1448. vnic_intr_unmask(&enic->intr[0]);
  1449. enic_notify_timer_start(enic);
  1450. rtnl_unlock();
  1451. netdev_info(netdev, "interface MTU set as %d\n", netdev->mtu);
  1452. }
  1453. #ifdef CONFIG_NET_POLL_CONTROLLER
  1454. static void enic_poll_controller(struct net_device *netdev)
  1455. {
  1456. struct enic *enic = netdev_priv(netdev);
  1457. struct vnic_dev *vdev = enic->vdev;
  1458. unsigned int i, intr;
  1459. switch (vnic_dev_get_intr_mode(vdev)) {
  1460. case VNIC_DEV_INTR_MODE_MSIX:
  1461. for (i = 0; i < enic->rq_count; i++) {
  1462. intr = enic_msix_rq_intr(enic, i);
  1463. enic_isr_msix_rq(enic->msix_entry[intr].vector,
  1464. &enic->napi[i]);
  1465. }
  1466. for (i = 0; i < enic->wq_count; i++) {
  1467. intr = enic_msix_wq_intr(enic, i);
  1468. enic_isr_msix_wq(enic->msix_entry[intr].vector, enic);
  1469. }
  1470. break;
  1471. case VNIC_DEV_INTR_MODE_MSI:
  1472. enic_isr_msi(enic->pdev->irq, enic);
  1473. break;
  1474. case VNIC_DEV_INTR_MODE_INTX:
  1475. enic_isr_legacy(enic->pdev->irq, netdev);
  1476. break;
  1477. default:
  1478. break;
  1479. }
  1480. }
  1481. #endif
  1482. static int enic_dev_wait(struct vnic_dev *vdev,
  1483. int (*start)(struct vnic_dev *, int),
  1484. int (*finished)(struct vnic_dev *, int *),
  1485. int arg)
  1486. {
  1487. unsigned long time;
  1488. int done;
  1489. int err;
  1490. BUG_ON(in_interrupt());
  1491. err = start(vdev, arg);
  1492. if (err)
  1493. return err;
  1494. /* Wait for func to complete...2 seconds max
  1495. */
  1496. time = jiffies + (HZ * 2);
  1497. do {
  1498. err = finished(vdev, &done);
  1499. if (err)
  1500. return err;
  1501. if (done)
  1502. return 0;
  1503. schedule_timeout_uninterruptible(HZ / 10);
  1504. } while (time_after(time, jiffies));
  1505. return -ETIMEDOUT;
  1506. }
  1507. static int enic_dev_open(struct enic *enic)
  1508. {
  1509. int err;
  1510. err = enic_dev_wait(enic->vdev, vnic_dev_open,
  1511. vnic_dev_open_done, 0);
  1512. if (err)
  1513. dev_err(enic_get_dev(enic), "vNIC device open failed, err %d\n",
  1514. err);
  1515. return err;
  1516. }
  1517. static int enic_dev_hang_reset(struct enic *enic)
  1518. {
  1519. int err;
  1520. err = enic_dev_wait(enic->vdev, vnic_dev_hang_reset,
  1521. vnic_dev_hang_reset_done, 0);
  1522. if (err)
  1523. netdev_err(enic->netdev, "vNIC hang reset failed, err %d\n",
  1524. err);
  1525. return err;
  1526. }
  1527. static int enic_set_rsskey(struct enic *enic)
  1528. {
  1529. dma_addr_t rss_key_buf_pa;
  1530. union vnic_rss_key *rss_key_buf_va = NULL;
  1531. union vnic_rss_key rss_key = {
  1532. .key[0].b = {85, 67, 83, 97, 119, 101, 115, 111, 109, 101},
  1533. .key[1].b = {80, 65, 76, 79, 117, 110, 105, 113, 117, 101},
  1534. .key[2].b = {76, 73, 78, 85, 88, 114, 111, 99, 107, 115},
  1535. .key[3].b = {69, 78, 73, 67, 105, 115, 99, 111, 111, 108},
  1536. };
  1537. int err;
  1538. rss_key_buf_va = pci_alloc_consistent(enic->pdev,
  1539. sizeof(union vnic_rss_key), &rss_key_buf_pa);
  1540. if (!rss_key_buf_va)
  1541. return -ENOMEM;
  1542. memcpy(rss_key_buf_va, &rss_key, sizeof(union vnic_rss_key));
  1543. spin_lock(&enic->devcmd_lock);
  1544. err = enic_set_rss_key(enic,
  1545. rss_key_buf_pa,
  1546. sizeof(union vnic_rss_key));
  1547. spin_unlock(&enic->devcmd_lock);
  1548. pci_free_consistent(enic->pdev, sizeof(union vnic_rss_key),
  1549. rss_key_buf_va, rss_key_buf_pa);
  1550. return err;
  1551. }
  1552. static int enic_set_rsscpu(struct enic *enic, u8 rss_hash_bits)
  1553. {
  1554. dma_addr_t rss_cpu_buf_pa;
  1555. union vnic_rss_cpu *rss_cpu_buf_va = NULL;
  1556. unsigned int i;
  1557. int err;
  1558. rss_cpu_buf_va = pci_alloc_consistent(enic->pdev,
  1559. sizeof(union vnic_rss_cpu), &rss_cpu_buf_pa);
  1560. if (!rss_cpu_buf_va)
  1561. return -ENOMEM;
  1562. for (i = 0; i < (1 << rss_hash_bits); i++)
  1563. (*rss_cpu_buf_va).cpu[i/4].b[i%4] = i % enic->rq_count;
  1564. spin_lock(&enic->devcmd_lock);
  1565. err = enic_set_rss_cpu(enic,
  1566. rss_cpu_buf_pa,
  1567. sizeof(union vnic_rss_cpu));
  1568. spin_unlock(&enic->devcmd_lock);
  1569. pci_free_consistent(enic->pdev, sizeof(union vnic_rss_cpu),
  1570. rss_cpu_buf_va, rss_cpu_buf_pa);
  1571. return err;
  1572. }
  1573. static int enic_set_niccfg(struct enic *enic, u8 rss_default_cpu,
  1574. u8 rss_hash_type, u8 rss_hash_bits, u8 rss_base_cpu, u8 rss_enable)
  1575. {
  1576. const u8 tso_ipid_split_en = 0;
  1577. const u8 ig_vlan_strip_en = 1;
  1578. int err;
  1579. /* Enable VLAN tag stripping.
  1580. */
  1581. spin_lock(&enic->devcmd_lock);
  1582. err = enic_set_nic_cfg(enic,
  1583. rss_default_cpu, rss_hash_type,
  1584. rss_hash_bits, rss_base_cpu,
  1585. rss_enable, tso_ipid_split_en,
  1586. ig_vlan_strip_en);
  1587. spin_unlock(&enic->devcmd_lock);
  1588. return err;
  1589. }
  1590. static int enic_set_rss_nic_cfg(struct enic *enic)
  1591. {
  1592. struct device *dev = enic_get_dev(enic);
  1593. const u8 rss_default_cpu = 0;
  1594. const u8 rss_hash_type = NIC_CFG_RSS_HASH_TYPE_IPV4 |
  1595. NIC_CFG_RSS_HASH_TYPE_TCP_IPV4 |
  1596. NIC_CFG_RSS_HASH_TYPE_IPV6 |
  1597. NIC_CFG_RSS_HASH_TYPE_TCP_IPV6;
  1598. const u8 rss_hash_bits = 7;
  1599. const u8 rss_base_cpu = 0;
  1600. u8 rss_enable = ENIC_SETTING(enic, RSS) && (enic->rq_count > 1);
  1601. if (rss_enable) {
  1602. if (!enic_set_rsskey(enic)) {
  1603. if (enic_set_rsscpu(enic, rss_hash_bits)) {
  1604. rss_enable = 0;
  1605. dev_warn(dev, "RSS disabled, "
  1606. "Failed to set RSS cpu indirection table.");
  1607. }
  1608. } else {
  1609. rss_enable = 0;
  1610. dev_warn(dev, "RSS disabled, Failed to set RSS key.\n");
  1611. }
  1612. }
  1613. return enic_set_niccfg(enic, rss_default_cpu, rss_hash_type,
  1614. rss_hash_bits, rss_base_cpu, rss_enable);
  1615. }
  1616. static void enic_reset(struct work_struct *work)
  1617. {
  1618. struct enic *enic = container_of(work, struct enic, reset);
  1619. if (!netif_running(enic->netdev))
  1620. return;
  1621. rtnl_lock();
  1622. enic_dev_hang_notify(enic);
  1623. enic_stop(enic->netdev);
  1624. enic_dev_hang_reset(enic);
  1625. enic_reset_addr_lists(enic);
  1626. enic_init_vnic_resources(enic);
  1627. enic_set_rss_nic_cfg(enic);
  1628. enic_dev_set_ig_vlan_rewrite_mode(enic);
  1629. enic_open(enic->netdev);
  1630. rtnl_unlock();
  1631. }
  1632. static int enic_set_intr_mode(struct enic *enic)
  1633. {
  1634. unsigned int n = min_t(unsigned int, enic->rq_count, ENIC_RQ_MAX);
  1635. unsigned int m = min_t(unsigned int, enic->wq_count, ENIC_WQ_MAX);
  1636. unsigned int i;
  1637. /* Set interrupt mode (INTx, MSI, MSI-X) depending
  1638. * on system capabilities.
  1639. *
  1640. * Try MSI-X first
  1641. *
  1642. * We need n RQs, m WQs, n+m CQs, and n+m+2 INTRs
  1643. * (the second to last INTR is used for WQ/RQ errors)
  1644. * (the last INTR is used for notifications)
  1645. */
  1646. BUG_ON(ARRAY_SIZE(enic->msix_entry) < n + m + 2);
  1647. for (i = 0; i < n + m + 2; i++)
  1648. enic->msix_entry[i].entry = i;
  1649. /* Use multiple RQs if RSS is enabled
  1650. */
  1651. if (ENIC_SETTING(enic, RSS) &&
  1652. enic->config.intr_mode < 1 &&
  1653. enic->rq_count >= n &&
  1654. enic->wq_count >= m &&
  1655. enic->cq_count >= n + m &&
  1656. enic->intr_count >= n + m + 2) {
  1657. if (!pci_enable_msix(enic->pdev, enic->msix_entry, n + m + 2)) {
  1658. enic->rq_count = n;
  1659. enic->wq_count = m;
  1660. enic->cq_count = n + m;
  1661. enic->intr_count = n + m + 2;
  1662. vnic_dev_set_intr_mode(enic->vdev,
  1663. VNIC_DEV_INTR_MODE_MSIX);
  1664. return 0;
  1665. }
  1666. }
  1667. if (enic->config.intr_mode < 1 &&
  1668. enic->rq_count >= 1 &&
  1669. enic->wq_count >= m &&
  1670. enic->cq_count >= 1 + m &&
  1671. enic->intr_count >= 1 + m + 2) {
  1672. if (!pci_enable_msix(enic->pdev, enic->msix_entry, 1 + m + 2)) {
  1673. enic->rq_count = 1;
  1674. enic->wq_count = m;
  1675. enic->cq_count = 1 + m;
  1676. enic->intr_count = 1 + m + 2;
  1677. vnic_dev_set_intr_mode(enic->vdev,
  1678. VNIC_DEV_INTR_MODE_MSIX);
  1679. return 0;
  1680. }
  1681. }
  1682. /* Next try MSI
  1683. *
  1684. * We need 1 RQ, 1 WQ, 2 CQs, and 1 INTR
  1685. */
  1686. if (enic->config.intr_mode < 2 &&
  1687. enic->rq_count >= 1 &&
  1688. enic->wq_count >= 1 &&
  1689. enic->cq_count >= 2 &&
  1690. enic->intr_count >= 1 &&
  1691. !pci_enable_msi(enic->pdev)) {
  1692. enic->rq_count = 1;
  1693. enic->wq_count = 1;
  1694. enic->cq_count = 2;
  1695. enic->intr_count = 1;
  1696. vnic_dev_set_intr_mode(enic->vdev, VNIC_DEV_INTR_MODE_MSI);
  1697. return 0;
  1698. }
  1699. /* Next try INTx
  1700. *
  1701. * We need 1 RQ, 1 WQ, 2 CQs, and 3 INTRs
  1702. * (the first INTR is used for WQ/RQ)
  1703. * (the second INTR is used for WQ/RQ errors)
  1704. * (the last INTR is used for notifications)
  1705. */
  1706. if (enic->config.intr_mode < 3 &&
  1707. enic->rq_count >= 1 &&
  1708. enic->wq_count >= 1 &&
  1709. enic->cq_count >= 2 &&
  1710. enic->intr_count >= 3) {
  1711. enic->rq_count = 1;
  1712. enic->wq_count = 1;
  1713. enic->cq_count = 2;
  1714. enic->intr_count = 3;
  1715. vnic_dev_set_intr_mode(enic->vdev, VNIC_DEV_INTR_MODE_INTX);
  1716. return 0;
  1717. }
  1718. vnic_dev_set_intr_mode(enic->vdev, VNIC_DEV_INTR_MODE_UNKNOWN);
  1719. return -EINVAL;
  1720. }
  1721. static void enic_clear_intr_mode(struct enic *enic)
  1722. {
  1723. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  1724. case VNIC_DEV_INTR_MODE_MSIX:
  1725. pci_disable_msix(enic->pdev);
  1726. break;
  1727. case VNIC_DEV_INTR_MODE_MSI:
  1728. pci_disable_msi(enic->pdev);
  1729. break;
  1730. default:
  1731. break;
  1732. }
  1733. vnic_dev_set_intr_mode(enic->vdev, VNIC_DEV_INTR_MODE_UNKNOWN);
  1734. }
  1735. static const struct net_device_ops enic_netdev_dynamic_ops = {
  1736. .ndo_open = enic_open,
  1737. .ndo_stop = enic_stop,
  1738. .ndo_start_xmit = enic_hard_start_xmit,
  1739. .ndo_get_stats64 = enic_get_stats,
  1740. .ndo_validate_addr = eth_validate_addr,
  1741. .ndo_set_rx_mode = enic_set_rx_mode,
  1742. .ndo_set_mac_address = enic_set_mac_address_dynamic,
  1743. .ndo_change_mtu = enic_change_mtu,
  1744. .ndo_vlan_rx_add_vid = enic_vlan_rx_add_vid,
  1745. .ndo_vlan_rx_kill_vid = enic_vlan_rx_kill_vid,
  1746. .ndo_tx_timeout = enic_tx_timeout,
  1747. .ndo_set_vf_port = enic_set_vf_port,
  1748. .ndo_get_vf_port = enic_get_vf_port,
  1749. .ndo_set_vf_mac = enic_set_vf_mac,
  1750. #ifdef CONFIG_NET_POLL_CONTROLLER
  1751. .ndo_poll_controller = enic_poll_controller,
  1752. #endif
  1753. };
  1754. static const struct net_device_ops enic_netdev_ops = {
  1755. .ndo_open = enic_open,
  1756. .ndo_stop = enic_stop,
  1757. .ndo_start_xmit = enic_hard_start_xmit,
  1758. .ndo_get_stats64 = enic_get_stats,
  1759. .ndo_validate_addr = eth_validate_addr,
  1760. .ndo_set_mac_address = enic_set_mac_address,
  1761. .ndo_set_rx_mode = enic_set_rx_mode,
  1762. .ndo_change_mtu = enic_change_mtu,
  1763. .ndo_vlan_rx_add_vid = enic_vlan_rx_add_vid,
  1764. .ndo_vlan_rx_kill_vid = enic_vlan_rx_kill_vid,
  1765. .ndo_tx_timeout = enic_tx_timeout,
  1766. .ndo_set_vf_port = enic_set_vf_port,
  1767. .ndo_get_vf_port = enic_get_vf_port,
  1768. .ndo_set_vf_mac = enic_set_vf_mac,
  1769. #ifdef CONFIG_NET_POLL_CONTROLLER
  1770. .ndo_poll_controller = enic_poll_controller,
  1771. #endif
  1772. };
  1773. static void enic_dev_deinit(struct enic *enic)
  1774. {
  1775. unsigned int i;
  1776. for (i = 0; i < enic->rq_count; i++)
  1777. netif_napi_del(&enic->napi[i]);
  1778. enic_free_vnic_resources(enic);
  1779. enic_clear_intr_mode(enic);
  1780. }
  1781. static int enic_dev_init(struct enic *enic)
  1782. {
  1783. struct device *dev = enic_get_dev(enic);
  1784. struct net_device *netdev = enic->netdev;
  1785. unsigned int i;
  1786. int err;
  1787. /* Get interrupt coalesce timer info */
  1788. err = enic_dev_intr_coal_timer_info(enic);
  1789. if (err) {
  1790. dev_warn(dev, "Using default conversion factor for "
  1791. "interrupt coalesce timer\n");
  1792. vnic_dev_intr_coal_timer_info_default(enic->vdev);
  1793. }
  1794. /* Get vNIC configuration
  1795. */
  1796. err = enic_get_vnic_config(enic);
  1797. if (err) {
  1798. dev_err(dev, "Get vNIC configuration failed, aborting\n");
  1799. return err;
  1800. }
  1801. /* Get available resource counts
  1802. */
  1803. enic_get_res_counts(enic);
  1804. /* Set interrupt mode based on resource counts and system
  1805. * capabilities
  1806. */
  1807. err = enic_set_intr_mode(enic);
  1808. if (err) {
  1809. dev_err(dev, "Failed to set intr mode based on resource "
  1810. "counts and system capabilities, aborting\n");
  1811. return err;
  1812. }
  1813. /* Allocate and configure vNIC resources
  1814. */
  1815. err = enic_alloc_vnic_resources(enic);
  1816. if (err) {
  1817. dev_err(dev, "Failed to alloc vNIC resources, aborting\n");
  1818. goto err_out_free_vnic_resources;
  1819. }
  1820. enic_init_vnic_resources(enic);
  1821. err = enic_set_rss_nic_cfg(enic);
  1822. if (err) {
  1823. dev_err(dev, "Failed to config nic, aborting\n");
  1824. goto err_out_free_vnic_resources;
  1825. }
  1826. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  1827. default:
  1828. netif_napi_add(netdev, &enic->napi[0], enic_poll, 64);
  1829. break;
  1830. case VNIC_DEV_INTR_MODE_MSIX:
  1831. for (i = 0; i < enic->rq_count; i++)
  1832. netif_napi_add(netdev, &enic->napi[i],
  1833. enic_poll_msix, 64);
  1834. break;
  1835. }
  1836. return 0;
  1837. err_out_free_vnic_resources:
  1838. enic_clear_intr_mode(enic);
  1839. enic_free_vnic_resources(enic);
  1840. return err;
  1841. }
  1842. static void enic_iounmap(struct enic *enic)
  1843. {
  1844. unsigned int i;
  1845. for (i = 0; i < ARRAY_SIZE(enic->bar); i++)
  1846. if (enic->bar[i].vaddr)
  1847. iounmap(enic->bar[i].vaddr);
  1848. }
  1849. static int __devinit enic_probe(struct pci_dev *pdev,
  1850. const struct pci_device_id *ent)
  1851. {
  1852. struct device *dev = &pdev->dev;
  1853. struct net_device *netdev;
  1854. struct enic *enic;
  1855. int using_dac = 0;
  1856. unsigned int i;
  1857. int err;
  1858. #ifdef CONFIG_PCI_IOV
  1859. int pos = 0;
  1860. #endif
  1861. int num_pps = 1;
  1862. /* Allocate net device structure and initialize. Private
  1863. * instance data is initialized to zero.
  1864. */
  1865. netdev = alloc_etherdev(sizeof(struct enic));
  1866. if (!netdev) {
  1867. pr_err("Etherdev alloc failed, aborting\n");
  1868. return -ENOMEM;
  1869. }
  1870. pci_set_drvdata(pdev, netdev);
  1871. SET_NETDEV_DEV(netdev, &pdev->dev);
  1872. enic = netdev_priv(netdev);
  1873. enic->netdev = netdev;
  1874. enic->pdev = pdev;
  1875. /* Setup PCI resources
  1876. */
  1877. err = pci_enable_device_mem(pdev);
  1878. if (err) {
  1879. dev_err(dev, "Cannot enable PCI device, aborting\n");
  1880. goto err_out_free_netdev;
  1881. }
  1882. err = pci_request_regions(pdev, DRV_NAME);
  1883. if (err) {
  1884. dev_err(dev, "Cannot request PCI regions, aborting\n");
  1885. goto err_out_disable_device;
  1886. }
  1887. pci_set_master(pdev);
  1888. /* Query PCI controller on system for DMA addressing
  1889. * limitation for the device. Try 40-bit first, and
  1890. * fail to 32-bit.
  1891. */
  1892. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(40));
  1893. if (err) {
  1894. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  1895. if (err) {
  1896. dev_err(dev, "No usable DMA configuration, aborting\n");
  1897. goto err_out_release_regions;
  1898. }
  1899. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  1900. if (err) {
  1901. dev_err(dev, "Unable to obtain %u-bit DMA "
  1902. "for consistent allocations, aborting\n", 32);
  1903. goto err_out_release_regions;
  1904. }
  1905. } else {
  1906. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(40));
  1907. if (err) {
  1908. dev_err(dev, "Unable to obtain %u-bit DMA "
  1909. "for consistent allocations, aborting\n", 40);
  1910. goto err_out_release_regions;
  1911. }
  1912. using_dac = 1;
  1913. }
  1914. /* Map vNIC resources from BAR0-5
  1915. */
  1916. for (i = 0; i < ARRAY_SIZE(enic->bar); i++) {
  1917. if (!(pci_resource_flags(pdev, i) & IORESOURCE_MEM))
  1918. continue;
  1919. enic->bar[i].len = pci_resource_len(pdev, i);
  1920. enic->bar[i].vaddr = pci_iomap(pdev, i, enic->bar[i].len);
  1921. if (!enic->bar[i].vaddr) {
  1922. dev_err(dev, "Cannot memory-map BAR %d, aborting\n", i);
  1923. err = -ENODEV;
  1924. goto err_out_iounmap;
  1925. }
  1926. enic->bar[i].bus_addr = pci_resource_start(pdev, i);
  1927. }
  1928. /* Register vNIC device
  1929. */
  1930. enic->vdev = vnic_dev_register(NULL, enic, pdev, enic->bar,
  1931. ARRAY_SIZE(enic->bar));
  1932. if (!enic->vdev) {
  1933. dev_err(dev, "vNIC registration failed, aborting\n");
  1934. err = -ENODEV;
  1935. goto err_out_iounmap;
  1936. }
  1937. #ifdef CONFIG_PCI_IOV
  1938. /* Get number of subvnics */
  1939. pos = pci_find_ext_capability(pdev, PCI_EXT_CAP_ID_SRIOV);
  1940. if (pos) {
  1941. pci_read_config_word(pdev, pos + PCI_SRIOV_TOTAL_VF,
  1942. (u16 *)&enic->num_vfs);
  1943. if (enic->num_vfs) {
  1944. err = pci_enable_sriov(pdev, enic->num_vfs);
  1945. if (err) {
  1946. dev_err(dev, "SRIOV enable failed, aborting."
  1947. " pci_enable_sriov() returned %d\n",
  1948. err);
  1949. goto err_out_vnic_unregister;
  1950. }
  1951. enic->priv_flags |= ENIC_SRIOV_ENABLED;
  1952. num_pps = enic->num_vfs;
  1953. }
  1954. }
  1955. #endif
  1956. /* Allocate structure for port profiles */
  1957. enic->pp = kcalloc(num_pps, sizeof(*enic->pp), GFP_KERNEL);
  1958. if (!enic->pp) {
  1959. pr_err("port profile alloc failed, aborting\n");
  1960. err = -ENOMEM;
  1961. goto err_out_disable_sriov_pp;
  1962. }
  1963. /* Issue device open to get device in known state
  1964. */
  1965. err = enic_dev_open(enic);
  1966. if (err) {
  1967. dev_err(dev, "vNIC dev open failed, aborting\n");
  1968. goto err_out_disable_sriov;
  1969. }
  1970. /* Setup devcmd lock
  1971. */
  1972. spin_lock_init(&enic->devcmd_lock);
  1973. /*
  1974. * Set ingress vlan rewrite mode before vnic initialization
  1975. */
  1976. err = enic_dev_set_ig_vlan_rewrite_mode(enic);
  1977. if (err) {
  1978. dev_err(dev,
  1979. "Failed to set ingress vlan rewrite mode, aborting.\n");
  1980. goto err_out_dev_close;
  1981. }
  1982. /* Issue device init to initialize the vnic-to-switch link.
  1983. * We'll start with carrier off and wait for link UP
  1984. * notification later to turn on carrier. We don't need
  1985. * to wait here for the vnic-to-switch link initialization
  1986. * to complete; link UP notification is the indication that
  1987. * the process is complete.
  1988. */
  1989. netif_carrier_off(netdev);
  1990. /* Do not call dev_init for a dynamic vnic.
  1991. * For a dynamic vnic, init_prov_info will be
  1992. * called later by an upper layer.
  1993. */
  1994. if (!enic_is_dynamic(enic) && !enic_is_sriov_vf(enic)) {
  1995. err = vnic_dev_init(enic->vdev, 0);
  1996. if (err) {
  1997. dev_err(dev, "vNIC dev init failed, aborting\n");
  1998. goto err_out_dev_close;
  1999. }
  2000. }
  2001. err = enic_dev_init(enic);
  2002. if (err) {
  2003. dev_err(dev, "Device initialization failed, aborting\n");
  2004. goto err_out_dev_close;
  2005. }
  2006. /* Setup notification timer, HW reset task, and wq locks
  2007. */
  2008. init_timer(&enic->notify_timer);
  2009. enic->notify_timer.function = enic_notify_timer;
  2010. enic->notify_timer.data = (unsigned long)enic;
  2011. INIT_WORK(&enic->reset, enic_reset);
  2012. INIT_WORK(&enic->change_mtu_work, enic_change_mtu_work);
  2013. for (i = 0; i < enic->wq_count; i++)
  2014. spin_lock_init(&enic->wq_lock[i]);
  2015. /* Register net device
  2016. */
  2017. enic->port_mtu = enic->config.mtu;
  2018. (void)enic_change_mtu(netdev, enic->port_mtu);
  2019. #ifdef CONFIG_PCI_IOV
  2020. if (enic_is_sriov_vf(enic) && is_zero_ether_addr(enic->mac_addr))
  2021. random_ether_addr(enic->mac_addr);
  2022. #endif
  2023. err = enic_set_mac_addr(netdev, enic->mac_addr);
  2024. if (err) {
  2025. dev_err(dev, "Invalid MAC address, aborting\n");
  2026. goto err_out_dev_deinit;
  2027. }
  2028. enic->tx_coalesce_usecs = enic->config.intr_timer_usec;
  2029. enic->rx_coalesce_usecs = enic->tx_coalesce_usecs;
  2030. if (enic_is_dynamic(enic) || enic_is_sriov_vf(enic))
  2031. netdev->netdev_ops = &enic_netdev_dynamic_ops;
  2032. else
  2033. netdev->netdev_ops = &enic_netdev_ops;
  2034. netdev->watchdog_timeo = 2 * HZ;
  2035. netdev->ethtool_ops = &enic_ethtool_ops;
  2036. netdev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX;
  2037. if (ENIC_SETTING(enic, LOOP)) {
  2038. netdev->features &= ~NETIF_F_HW_VLAN_TX;
  2039. enic->loop_enable = 1;
  2040. enic->loop_tag = enic->config.loop_tag;
  2041. dev_info(dev, "loopback tag=0x%04x\n", enic->loop_tag);
  2042. }
  2043. if (ENIC_SETTING(enic, TXCSUM))
  2044. netdev->hw_features |= NETIF_F_SG | NETIF_F_HW_CSUM;
  2045. if (ENIC_SETTING(enic, TSO))
  2046. netdev->hw_features |= NETIF_F_TSO |
  2047. NETIF_F_TSO6 | NETIF_F_TSO_ECN;
  2048. if (ENIC_SETTING(enic, RXCSUM))
  2049. netdev->hw_features |= NETIF_F_RXCSUM;
  2050. netdev->features |= netdev->hw_features;
  2051. if (using_dac)
  2052. netdev->features |= NETIF_F_HIGHDMA;
  2053. netdev->priv_flags |= IFF_UNICAST_FLT;
  2054. err = register_netdev(netdev);
  2055. if (err) {
  2056. dev_err(dev, "Cannot register net device, aborting\n");
  2057. goto err_out_dev_deinit;
  2058. }
  2059. return 0;
  2060. err_out_dev_deinit:
  2061. enic_dev_deinit(enic);
  2062. err_out_dev_close:
  2063. vnic_dev_close(enic->vdev);
  2064. err_out_disable_sriov:
  2065. kfree(enic->pp);
  2066. err_out_disable_sriov_pp:
  2067. #ifdef CONFIG_PCI_IOV
  2068. if (enic_sriov_enabled(enic)) {
  2069. pci_disable_sriov(pdev);
  2070. enic->priv_flags &= ~ENIC_SRIOV_ENABLED;
  2071. }
  2072. err_out_vnic_unregister:
  2073. #endif
  2074. vnic_dev_unregister(enic->vdev);
  2075. err_out_iounmap:
  2076. enic_iounmap(enic);
  2077. err_out_release_regions:
  2078. pci_release_regions(pdev);
  2079. err_out_disable_device:
  2080. pci_disable_device(pdev);
  2081. err_out_free_netdev:
  2082. pci_set_drvdata(pdev, NULL);
  2083. free_netdev(netdev);
  2084. return err;
  2085. }
  2086. static void __devexit enic_remove(struct pci_dev *pdev)
  2087. {
  2088. struct net_device *netdev = pci_get_drvdata(pdev);
  2089. if (netdev) {
  2090. struct enic *enic = netdev_priv(netdev);
  2091. cancel_work_sync(&enic->reset);
  2092. cancel_work_sync(&enic->change_mtu_work);
  2093. unregister_netdev(netdev);
  2094. enic_dev_deinit(enic);
  2095. vnic_dev_close(enic->vdev);
  2096. #ifdef CONFIG_PCI_IOV
  2097. if (enic_sriov_enabled(enic)) {
  2098. pci_disable_sriov(pdev);
  2099. enic->priv_flags &= ~ENIC_SRIOV_ENABLED;
  2100. }
  2101. #endif
  2102. kfree(enic->pp);
  2103. vnic_dev_unregister(enic->vdev);
  2104. enic_iounmap(enic);
  2105. pci_release_regions(pdev);
  2106. pci_disable_device(pdev);
  2107. pci_set_drvdata(pdev, NULL);
  2108. free_netdev(netdev);
  2109. }
  2110. }
  2111. static struct pci_driver enic_driver = {
  2112. .name = DRV_NAME,
  2113. .id_table = enic_id_table,
  2114. .probe = enic_probe,
  2115. .remove = __devexit_p(enic_remove),
  2116. };
  2117. static int __init enic_init_module(void)
  2118. {
  2119. pr_info("%s, ver %s\n", DRV_DESCRIPTION, DRV_VERSION);
  2120. return pci_register_driver(&enic_driver);
  2121. }
  2122. static void __exit enic_cleanup_module(void)
  2123. {
  2124. pci_unregister_driver(&enic_driver);
  2125. }
  2126. module_init(enic_init_module);
  2127. module_exit(enic_cleanup_module);