mcbsp.c 4.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198
  1. /*
  2. * linux/arch/arm/mach-omap2/mcbsp.c
  3. *
  4. * Copyright (C) 2008 Instituto Nokia de Tecnologia
  5. * Contact: Eduardo Valentin <eduardo.valentin@indt.org.br>
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License version 2 as
  9. * published by the Free Software Foundation.
  10. *
  11. * Multichannel mode not supported.
  12. */
  13. #include <linux/module.h>
  14. #include <linux/init.h>
  15. #include <linux/clk.h>
  16. #include <linux/err.h>
  17. #include <linux/io.h>
  18. #include <linux/platform_device.h>
  19. #include <linux/slab.h>
  20. #include <mach/irqs.h>
  21. #include <plat/dma.h>
  22. #include <plat/cpu.h>
  23. #include <plat/mcbsp.h>
  24. #include <plat/omap_device.h>
  25. #include <linux/pm_runtime.h>
  26. #include "control.h"
  27. /*
  28. * FIXME: Find a mechanism to enable/disable runtime the McBSP ICLK autoidle.
  29. * Sidetone needs non-gated ICLK and sidetone autoidle is broken.
  30. */
  31. #include "cm2xxx_3xxx.h"
  32. #include "cm-regbits-34xx.h"
  33. /* McBSP internal signal muxing function */
  34. static int omap2_mcbsp1_mux_rx_clk(struct device *dev, const char *signal,
  35. const char *src)
  36. {
  37. u32 v;
  38. v = omap_ctrl_readl(OMAP2_CONTROL_DEVCONF0);
  39. if (!strcmp(signal, "clkr")) {
  40. if (!strcmp(src, "clkr"))
  41. v &= ~OMAP2_MCBSP1_CLKR_MASK;
  42. else if (!strcmp(src, "clkx"))
  43. v |= OMAP2_MCBSP1_CLKR_MASK;
  44. else
  45. return -EINVAL;
  46. } else if (!strcmp(signal, "fsr")) {
  47. if (!strcmp(src, "fsr"))
  48. v &= ~OMAP2_MCBSP1_FSR_MASK;
  49. else if (!strcmp(src, "fsx"))
  50. v |= OMAP2_MCBSP1_FSR_MASK;
  51. else
  52. return -EINVAL;
  53. } else {
  54. return -EINVAL;
  55. }
  56. omap_ctrl_writel(v, OMAP2_CONTROL_DEVCONF0);
  57. return 0;
  58. }
  59. /* McBSP CLKS source switching function */
  60. static int omap2_mcbsp_set_clk_src(struct device *dev, struct clk *clk,
  61. const char *src)
  62. {
  63. struct clk *fck_src;
  64. char *fck_src_name;
  65. int r;
  66. if (!strcmp(src, "clks_ext"))
  67. fck_src_name = "pad_fck";
  68. else if (!strcmp(src, "clks_fclk"))
  69. fck_src_name = "prcm_fck";
  70. else
  71. return -EINVAL;
  72. fck_src = clk_get(dev, fck_src_name);
  73. if (IS_ERR_OR_NULL(fck_src)) {
  74. pr_err("omap-mcbsp: %s: could not clk_get() %s\n", "clks",
  75. fck_src_name);
  76. return -EINVAL;
  77. }
  78. pm_runtime_put_sync(dev);
  79. r = clk_set_parent(clk, fck_src);
  80. if (IS_ERR_VALUE(r)) {
  81. pr_err("omap-mcbsp: %s: could not clk_set_parent() to %s\n",
  82. "clks", fck_src_name);
  83. clk_put(fck_src);
  84. return -EINVAL;
  85. }
  86. pm_runtime_get_sync(dev);
  87. clk_put(fck_src);
  88. return 0;
  89. }
  90. static int omap3_enable_st_clock(unsigned int id, bool enable)
  91. {
  92. unsigned int w;
  93. /*
  94. * Sidetone uses McBSP ICLK - which must not idle when sidetones
  95. * are enabled or sidetones start sounding ugly.
  96. */
  97. w = omap2_cm_read_mod_reg(OMAP3430_PER_MOD, CM_AUTOIDLE);
  98. if (enable)
  99. w &= ~(1 << (id - 2));
  100. else
  101. w |= 1 << (id - 2);
  102. omap2_cm_write_mod_reg(w, OMAP3430_PER_MOD, CM_AUTOIDLE);
  103. return 0;
  104. }
  105. static int omap_init_mcbsp(struct omap_hwmod *oh, void *unused)
  106. {
  107. int id, count = 1;
  108. char *name = "omap-mcbsp";
  109. struct omap_hwmod *oh_device[2];
  110. struct omap_mcbsp_platform_data *pdata = NULL;
  111. struct platform_device *pdev;
  112. sscanf(oh->name, "mcbsp%d", &id);
  113. pdata = kzalloc(sizeof(struct omap_mcbsp_platform_data), GFP_KERNEL);
  114. if (!pdata) {
  115. pr_err("%s: No memory for mcbsp\n", __func__);
  116. return -ENOMEM;
  117. }
  118. pdata->reg_step = 4;
  119. if (oh->class->rev < MCBSP_CONFIG_TYPE2) {
  120. pdata->reg_size = 2;
  121. } else {
  122. pdata->reg_size = 4;
  123. pdata->has_ccr = true;
  124. }
  125. pdata->set_clk_src = omap2_mcbsp_set_clk_src;
  126. if (id == 1)
  127. pdata->mux_signal = omap2_mcbsp1_mux_rx_clk;
  128. if (oh->class->rev == MCBSP_CONFIG_TYPE3) {
  129. if (id == 2)
  130. /* The FIFO has 1024 + 256 locations */
  131. pdata->buffer_size = 0x500;
  132. else
  133. /* The FIFO has 128 locations */
  134. pdata->buffer_size = 0x80;
  135. } else if (oh->class->rev == MCBSP_CONFIG_TYPE4) {
  136. /* The FIFO has 128 locations for all instances */
  137. pdata->buffer_size = 0x80;
  138. }
  139. if (oh->class->rev >= MCBSP_CONFIG_TYPE3)
  140. pdata->has_wakeup = true;
  141. oh_device[0] = oh;
  142. if (oh->dev_attr) {
  143. oh_device[1] = omap_hwmod_lookup((
  144. (struct omap_mcbsp_dev_attr *)(oh->dev_attr))->sidetone);
  145. pdata->enable_st_clock = omap3_enable_st_clock;
  146. count++;
  147. }
  148. pdev = omap_device_build_ss(name, id, oh_device, count, pdata,
  149. sizeof(*pdata), NULL, 0, false);
  150. kfree(pdata);
  151. if (IS_ERR(pdev)) {
  152. pr_err("%s: Can't build omap_device for %s:%s.\n", __func__,
  153. name, oh->name);
  154. return PTR_ERR(pdev);
  155. }
  156. omap_mcbsp_count++;
  157. return 0;
  158. }
  159. static int __init omap2_mcbsp_init(void)
  160. {
  161. omap_hwmod_for_each_by_class("mcbsp", omap_init_mcbsp, NULL);
  162. mcbsp_ptr = kzalloc(omap_mcbsp_count * sizeof(struct omap_mcbsp *),
  163. GFP_KERNEL);
  164. if (!mcbsp_ptr)
  165. return -ENOMEM;
  166. return omap_mcbsp_init();
  167. }
  168. arch_initcall(omap2_mcbsp_init);