cx18-av-firmware.c 3.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120
  1. /*
  2. * cx18 ADEC firmware functions
  3. *
  4. * Copyright (C) 2007 Hans Verkuil <hverkuil@xs4all.nl>
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License
  8. * as published by the Free Software Foundation; either version 2
  9. * of the License, or (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA
  19. * 02110-1301, USA.
  20. */
  21. #include "cx18-driver.h"
  22. #include <linux/firmware.h>
  23. #define FWFILE "v4l-cx23418-dig.fw"
  24. int cx18_av_loadfw(struct cx18 *cx)
  25. {
  26. const struct firmware *fw = NULL;
  27. u32 size;
  28. u32 v;
  29. u8 *ptr;
  30. int i;
  31. if (request_firmware(&fw, FWFILE, &cx->dev->dev) != 0) {
  32. CX18_ERR("unable to open firmware %s\n", FWFILE);
  33. return -EINVAL;
  34. }
  35. cx18_av_write4(cx, CXADEC_CHIP_CTRL, 0x00010000);
  36. cx18_av_write(cx, CXADEC_STD_DET_CTL, 0xf6); /* Byte 0 */
  37. /* Reset the Mako core (Register is undocumented.) */
  38. cx18_av_write4(cx, 0x8100, 0x00010000);
  39. /* Put the 8051 in reset and enable firmware upload */
  40. cx18_av_write4(cx, CXADEC_DL_CTL, 0x0F000000);
  41. ptr = fw->data;
  42. size = fw->size;
  43. for (i = 0; i < size; i++) {
  44. u32 dl_control = 0x0F000000 | ((u32)ptr[i] << 16);
  45. u32 value = 0;
  46. int retries;
  47. for (retries = 0; retries < 5; retries++) {
  48. cx18_av_write4(cx, CXADEC_DL_CTL, dl_control);
  49. value = cx18_av_read4(cx, CXADEC_DL_CTL);
  50. if ((value & 0x3F00) == (dl_control & 0x3F00))
  51. break;
  52. }
  53. if (retries >= 5) {
  54. CX18_ERR("unable to load firmware %s\n", FWFILE);
  55. release_firmware(fw);
  56. return -EIO;
  57. }
  58. }
  59. cx18_av_write4(cx, CXADEC_DL_CTL, 0x13000000 | fw->size);
  60. /* Output to the 416 */
  61. cx18_av_and_or4(cx, CXADEC_PIN_CTRL1, ~0, 0x78000);
  62. /* Audio input control 1 set to Sony mode */
  63. /* Audio output input 2 is 0 for slave operation input */
  64. /* 0xC4000914[5]: 0 = left sample on WS=0, 1 = left sample on WS=1 */
  65. /* 0xC4000914[7]: 0 = Philips mode, 1 = Sony mode (1st SCK rising edge
  66. after WS transition for first bit of audio word. */
  67. cx18_av_write4(cx, CXADEC_I2S_IN_CTL, 0x000000A0);
  68. /* Audio output control 1 is set to Sony mode */
  69. /* Audio output control 2 is set to 1 for master mode */
  70. /* 0xC4000918[5]: 0 = left sample on WS=0, 1 = left sample on WS=1 */
  71. /* 0xC4000918[7]: 0 = Philips mode, 1 = Sony mode (1st SCK rising edge
  72. after WS transition for first bit of audio word. */
  73. /* 0xC4000918[8]: 0 = slave operation, 1 = master (SCK_OUT and WS_OUT
  74. are generated) */
  75. cx18_av_write4(cx, CXADEC_I2S_OUT_CTL, 0x000001A0);
  76. /* set alt I2s master clock to /16 and enable alt divider i2s
  77. passthrough */
  78. cx18_av_write4(cx, CXADEC_PIN_CFG3, 0x5000B687);
  79. cx18_av_write4(cx, CXADEC_STD_DET_CTL, 0x000000F6);
  80. /* CxDevWrReg(CXADEC_STD_DET_CTL, 0x000000FF); */
  81. /* Set bit 0 in register 0x9CC to signify that this is MiniMe. */
  82. /* Register 0x09CC is defined by the Merlin firmware, and doesn't
  83. have a name in the spec. */
  84. cx18_av_write4(cx, 0x09CC, 1);
  85. #define CX18_AUDIO_ENABLE 0xc72014
  86. v = read_reg(CX18_AUDIO_ENABLE);
  87. /* If bit 11 is 1 */
  88. if (v & 0x800)
  89. write_reg(v & 0xFFFFFBFF, CX18_AUDIO_ENABLE); /* Clear bit 10 */
  90. /* Enable WW auto audio standard detection */
  91. v = cx18_av_read4(cx, CXADEC_STD_DET_CTL);
  92. v |= 0xFF; /* Auto by default */
  93. v |= 0x400; /* Stereo by default */
  94. v |= 0x14000000;
  95. cx18_av_write4(cx, CXADEC_STD_DET_CTL, v);
  96. release_firmware(fw);
  97. CX18_INFO("loaded %s firmware (%d bytes)\n", FWFILE, size);
  98. return 0;
  99. }