twl4030.c 48 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613
  1. /*
  2. * ALSA SoC TWL4030 codec driver
  3. *
  4. * Author: Steve Sakoman, <steve@sakoman.com>
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License
  8. * version 2 as published by the Free Software Foundation.
  9. *
  10. * This program is distributed in the hope that it will be useful, but
  11. * WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  13. * General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this program; if not, write to the Free Software
  17. * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
  18. * 02110-1301 USA
  19. *
  20. */
  21. #include <linux/module.h>
  22. #include <linux/moduleparam.h>
  23. #include <linux/init.h>
  24. #include <linux/delay.h>
  25. #include <linux/pm.h>
  26. #include <linux/i2c.h>
  27. #include <linux/platform_device.h>
  28. #include <linux/i2c/twl4030.h>
  29. #include <sound/core.h>
  30. #include <sound/pcm.h>
  31. #include <sound/pcm_params.h>
  32. #include <sound/soc.h>
  33. #include <sound/soc-dapm.h>
  34. #include <sound/initval.h>
  35. #include <sound/tlv.h>
  36. #include "twl4030.h"
  37. /*
  38. * twl4030 register cache & default register settings
  39. */
  40. static const u8 twl4030_reg[TWL4030_CACHEREGNUM] = {
  41. 0x00, /* this register not used */
  42. 0x91, /* REG_CODEC_MODE (0x1) */
  43. 0xc3, /* REG_OPTION (0x2) */
  44. 0x00, /* REG_UNKNOWN (0x3) */
  45. 0x00, /* REG_MICBIAS_CTL (0x4) */
  46. 0x20, /* REG_ANAMICL (0x5) */
  47. 0x00, /* REG_ANAMICR (0x6) */
  48. 0x00, /* REG_AVADC_CTL (0x7) */
  49. 0x00, /* REG_ADCMICSEL (0x8) */
  50. 0x00, /* REG_DIGMIXING (0x9) */
  51. 0x0c, /* REG_ATXL1PGA (0xA) */
  52. 0x0c, /* REG_ATXR1PGA (0xB) */
  53. 0x00, /* REG_AVTXL2PGA (0xC) */
  54. 0x00, /* REG_AVTXR2PGA (0xD) */
  55. 0x01, /* REG_AUDIO_IF (0xE) */
  56. 0x00, /* REG_VOICE_IF (0xF) */
  57. 0x00, /* REG_ARXR1PGA (0x10) */
  58. 0x00, /* REG_ARXL1PGA (0x11) */
  59. 0x6c, /* REG_ARXR2PGA (0x12) */
  60. 0x6c, /* REG_ARXL2PGA (0x13) */
  61. 0x00, /* REG_VRXPGA (0x14) */
  62. 0x00, /* REG_VSTPGA (0x15) */
  63. 0x00, /* REG_VRX2ARXPGA (0x16) */
  64. 0x0c, /* REG_AVDAC_CTL (0x17) */
  65. 0x00, /* REG_ARX2VTXPGA (0x18) */
  66. 0x00, /* REG_ARXL1_APGA_CTL (0x19) */
  67. 0x00, /* REG_ARXR1_APGA_CTL (0x1A) */
  68. 0x4b, /* REG_ARXL2_APGA_CTL (0x1B) */
  69. 0x4b, /* REG_ARXR2_APGA_CTL (0x1C) */
  70. 0x00, /* REG_ATX2ARXPGA (0x1D) */
  71. 0x00, /* REG_BT_IF (0x1E) */
  72. 0x00, /* REG_BTPGA (0x1F) */
  73. 0x00, /* REG_BTSTPGA (0x20) */
  74. 0x00, /* REG_EAR_CTL (0x21) */
  75. 0x24, /* REG_HS_SEL (0x22) */
  76. 0x0a, /* REG_HS_GAIN_SET (0x23) */
  77. 0x00, /* REG_HS_POPN_SET (0x24) */
  78. 0x00, /* REG_PREDL_CTL (0x25) */
  79. 0x00, /* REG_PREDR_CTL (0x26) */
  80. 0x00, /* REG_PRECKL_CTL (0x27) */
  81. 0x00, /* REG_PRECKR_CTL (0x28) */
  82. 0x00, /* REG_HFL_CTL (0x29) */
  83. 0x00, /* REG_HFR_CTL (0x2A) */
  84. 0x00, /* REG_ALC_CTL (0x2B) */
  85. 0x00, /* REG_ALC_SET1 (0x2C) */
  86. 0x00, /* REG_ALC_SET2 (0x2D) */
  87. 0x00, /* REG_BOOST_CTL (0x2E) */
  88. 0x00, /* REG_SOFTVOL_CTL (0x2F) */
  89. 0x00, /* REG_DTMF_FREQSEL (0x30) */
  90. 0x00, /* REG_DTMF_TONEXT1H (0x31) */
  91. 0x00, /* REG_DTMF_TONEXT1L (0x32) */
  92. 0x00, /* REG_DTMF_TONEXT2H (0x33) */
  93. 0x00, /* REG_DTMF_TONEXT2L (0x34) */
  94. 0x00, /* REG_DTMF_TONOFF (0x35) */
  95. 0x00, /* REG_DTMF_WANONOFF (0x36) */
  96. 0x00, /* REG_I2S_RX_SCRAMBLE_H (0x37) */
  97. 0x00, /* REG_I2S_RX_SCRAMBLE_M (0x38) */
  98. 0x00, /* REG_I2S_RX_SCRAMBLE_L (0x39) */
  99. 0x16, /* REG_APLL_CTL (0x3A) */
  100. 0x00, /* REG_DTMF_CTL (0x3B) */
  101. 0x00, /* REG_DTMF_PGA_CTL2 (0x3C) */
  102. 0x00, /* REG_DTMF_PGA_CTL1 (0x3D) */
  103. 0x00, /* REG_MISC_SET_1 (0x3E) */
  104. 0x00, /* REG_PCMBTMUX (0x3F) */
  105. 0x00, /* not used (0x40) */
  106. 0x00, /* not used (0x41) */
  107. 0x00, /* not used (0x42) */
  108. 0x00, /* REG_RX_PATH_SEL (0x43) */
  109. 0x00, /* REG_VDL_APGA_CTL (0x44) */
  110. 0x00, /* REG_VIBRA_CTL (0x45) */
  111. 0x00, /* REG_VIBRA_SET (0x46) */
  112. 0x00, /* REG_VIBRA_PWM_SET (0x47) */
  113. 0x00, /* REG_ANAMIC_GAIN (0x48) */
  114. 0x00, /* REG_MISC_SET_2 (0x49) */
  115. };
  116. /* codec private data */
  117. struct twl4030_priv {
  118. unsigned int bypass_state;
  119. unsigned int codec_powered;
  120. unsigned int codec_muted;
  121. struct snd_pcm_substream *master_substream;
  122. struct snd_pcm_substream *slave_substream;
  123. };
  124. /*
  125. * read twl4030 register cache
  126. */
  127. static inline unsigned int twl4030_read_reg_cache(struct snd_soc_codec *codec,
  128. unsigned int reg)
  129. {
  130. u8 *cache = codec->reg_cache;
  131. if (reg >= TWL4030_CACHEREGNUM)
  132. return -EIO;
  133. return cache[reg];
  134. }
  135. /*
  136. * write twl4030 register cache
  137. */
  138. static inline void twl4030_write_reg_cache(struct snd_soc_codec *codec,
  139. u8 reg, u8 value)
  140. {
  141. u8 *cache = codec->reg_cache;
  142. if (reg >= TWL4030_CACHEREGNUM)
  143. return;
  144. cache[reg] = value;
  145. }
  146. /*
  147. * write to the twl4030 register space
  148. */
  149. static int twl4030_write(struct snd_soc_codec *codec,
  150. unsigned int reg, unsigned int value)
  151. {
  152. twl4030_write_reg_cache(codec, reg, value);
  153. return twl4030_i2c_write_u8(TWL4030_MODULE_AUDIO_VOICE, value, reg);
  154. }
  155. static void twl4030_codec_enable(struct snd_soc_codec *codec, int enable)
  156. {
  157. struct twl4030_priv *twl4030 = codec->private_data;
  158. u8 mode;
  159. if (enable == twl4030->codec_powered)
  160. return;
  161. mode = twl4030_read_reg_cache(codec, TWL4030_REG_CODEC_MODE);
  162. if (enable)
  163. mode |= TWL4030_CODECPDZ;
  164. else
  165. mode &= ~TWL4030_CODECPDZ;
  166. twl4030_write(codec, TWL4030_REG_CODEC_MODE, mode);
  167. twl4030->codec_powered = enable;
  168. /* REVISIT: this delay is present in TI sample drivers */
  169. /* but there seems to be no TRM requirement for it */
  170. udelay(10);
  171. }
  172. static void twl4030_init_chip(struct snd_soc_codec *codec)
  173. {
  174. int i;
  175. /* clear CODECPDZ prior to setting register defaults */
  176. twl4030_codec_enable(codec, 0);
  177. /* set all audio section registers to reasonable defaults */
  178. for (i = TWL4030_REG_OPTION; i <= TWL4030_REG_MISC_SET_2; i++)
  179. twl4030_write(codec, i, twl4030_reg[i]);
  180. }
  181. static void twl4030_codec_mute(struct snd_soc_codec *codec, int mute)
  182. {
  183. struct twl4030_priv *twl4030 = codec->private_data;
  184. u8 reg_val;
  185. if (mute == twl4030->codec_muted)
  186. return;
  187. if (mute) {
  188. /* Bypass the reg_cache and mute the volumes
  189. * Headset mute is done in it's own event handler
  190. * Things to mute: Earpiece, PreDrivL/R, CarkitL/R
  191. */
  192. reg_val = twl4030_read_reg_cache(codec, TWL4030_REG_EAR_CTL);
  193. twl4030_i2c_write_u8(TWL4030_MODULE_AUDIO_VOICE,
  194. reg_val & (~TWL4030_EAR_GAIN),
  195. TWL4030_REG_EAR_CTL);
  196. reg_val = twl4030_read_reg_cache(codec, TWL4030_REG_PREDL_CTL);
  197. twl4030_i2c_write_u8(TWL4030_MODULE_AUDIO_VOICE,
  198. reg_val & (~TWL4030_PREDL_GAIN),
  199. TWL4030_REG_PREDL_CTL);
  200. reg_val = twl4030_read_reg_cache(codec, TWL4030_REG_PREDR_CTL);
  201. twl4030_i2c_write_u8(TWL4030_MODULE_AUDIO_VOICE,
  202. reg_val & (~TWL4030_PREDR_GAIN),
  203. TWL4030_REG_PREDL_CTL);
  204. reg_val = twl4030_read_reg_cache(codec, TWL4030_REG_PRECKL_CTL);
  205. twl4030_i2c_write_u8(TWL4030_MODULE_AUDIO_VOICE,
  206. reg_val & (~TWL4030_PRECKL_GAIN),
  207. TWL4030_REG_PRECKL_CTL);
  208. reg_val = twl4030_read_reg_cache(codec, TWL4030_REG_PRECKR_CTL);
  209. twl4030_i2c_write_u8(TWL4030_MODULE_AUDIO_VOICE,
  210. reg_val & (~TWL4030_PRECKL_GAIN),
  211. TWL4030_REG_PRECKR_CTL);
  212. /* Disable PLL */
  213. reg_val = twl4030_read_reg_cache(codec, TWL4030_REG_APLL_CTL);
  214. reg_val &= ~TWL4030_APLL_EN;
  215. twl4030_write(codec, TWL4030_REG_APLL_CTL, reg_val);
  216. } else {
  217. /* Restore the volumes
  218. * Headset mute is done in it's own event handler
  219. * Things to restore: Earpiece, PreDrivL/R, CarkitL/R
  220. */
  221. twl4030_write(codec, TWL4030_REG_EAR_CTL,
  222. twl4030_read_reg_cache(codec, TWL4030_REG_EAR_CTL));
  223. twl4030_write(codec, TWL4030_REG_PREDL_CTL,
  224. twl4030_read_reg_cache(codec, TWL4030_REG_PREDL_CTL));
  225. twl4030_write(codec, TWL4030_REG_PREDR_CTL,
  226. twl4030_read_reg_cache(codec, TWL4030_REG_PREDR_CTL));
  227. twl4030_write(codec, TWL4030_REG_PRECKL_CTL,
  228. twl4030_read_reg_cache(codec, TWL4030_REG_PRECKL_CTL));
  229. twl4030_write(codec, TWL4030_REG_PRECKR_CTL,
  230. twl4030_read_reg_cache(codec, TWL4030_REG_PRECKR_CTL));
  231. /* Enable PLL */
  232. reg_val = twl4030_read_reg_cache(codec, TWL4030_REG_APLL_CTL);
  233. reg_val |= TWL4030_APLL_EN;
  234. twl4030_write(codec, TWL4030_REG_APLL_CTL, reg_val);
  235. }
  236. twl4030->codec_muted = mute;
  237. }
  238. static void twl4030_power_up(struct snd_soc_codec *codec)
  239. {
  240. struct twl4030_priv *twl4030 = codec->private_data;
  241. u8 anamicl, regmisc1, byte;
  242. int i = 0;
  243. if (twl4030->codec_powered)
  244. return;
  245. /* set CODECPDZ to turn on codec */
  246. twl4030_codec_enable(codec, 1);
  247. /* initiate offset cancellation */
  248. anamicl = twl4030_read_reg_cache(codec, TWL4030_REG_ANAMICL);
  249. twl4030_write(codec, TWL4030_REG_ANAMICL,
  250. anamicl | TWL4030_CNCL_OFFSET_START);
  251. /* wait for offset cancellation to complete */
  252. do {
  253. /* this takes a little while, so don't slam i2c */
  254. udelay(2000);
  255. twl4030_i2c_read_u8(TWL4030_MODULE_AUDIO_VOICE, &byte,
  256. TWL4030_REG_ANAMICL);
  257. } while ((i++ < 100) &&
  258. ((byte & TWL4030_CNCL_OFFSET_START) ==
  259. TWL4030_CNCL_OFFSET_START));
  260. /* Make sure that the reg_cache has the same value as the HW */
  261. twl4030_write_reg_cache(codec, TWL4030_REG_ANAMICL, byte);
  262. /* anti-pop when changing analog gain */
  263. regmisc1 = twl4030_read_reg_cache(codec, TWL4030_REG_MISC_SET_1);
  264. twl4030_write(codec, TWL4030_REG_MISC_SET_1,
  265. regmisc1 | TWL4030_SMOOTH_ANAVOL_EN);
  266. /* toggle CODECPDZ as per TRM */
  267. twl4030_codec_enable(codec, 0);
  268. twl4030_codec_enable(codec, 1);
  269. }
  270. /*
  271. * Unconditional power down
  272. */
  273. static void twl4030_power_down(struct snd_soc_codec *codec)
  274. {
  275. /* power down */
  276. twl4030_codec_enable(codec, 0);
  277. }
  278. /* Earpiece */
  279. static const char *twl4030_earpiece_texts[] =
  280. {"Off", "DACL1", "DACL2", "DACR1"};
  281. static const unsigned int twl4030_earpiece_values[] =
  282. {0x0, 0x1, 0x2, 0x4};
  283. static const struct soc_enum twl4030_earpiece_enum =
  284. SOC_VALUE_ENUM_SINGLE(TWL4030_REG_EAR_CTL, 1, 0x7,
  285. ARRAY_SIZE(twl4030_earpiece_texts),
  286. twl4030_earpiece_texts,
  287. twl4030_earpiece_values);
  288. static const struct snd_kcontrol_new twl4030_dapm_earpiece_control =
  289. SOC_DAPM_VALUE_ENUM("Route", twl4030_earpiece_enum);
  290. /* PreDrive Left */
  291. static const char *twl4030_predrivel_texts[] =
  292. {"Off", "DACL1", "DACL2", "DACR2"};
  293. static const unsigned int twl4030_predrivel_values[] =
  294. {0x0, 0x1, 0x2, 0x4};
  295. static const struct soc_enum twl4030_predrivel_enum =
  296. SOC_VALUE_ENUM_SINGLE(TWL4030_REG_PREDL_CTL, 1, 0x7,
  297. ARRAY_SIZE(twl4030_predrivel_texts),
  298. twl4030_predrivel_texts,
  299. twl4030_predrivel_values);
  300. static const struct snd_kcontrol_new twl4030_dapm_predrivel_control =
  301. SOC_DAPM_VALUE_ENUM("Route", twl4030_predrivel_enum);
  302. /* PreDrive Right */
  303. static const char *twl4030_predriver_texts[] =
  304. {"Off", "DACR1", "DACR2", "DACL2"};
  305. static const unsigned int twl4030_predriver_values[] =
  306. {0x0, 0x1, 0x2, 0x4};
  307. static const struct soc_enum twl4030_predriver_enum =
  308. SOC_VALUE_ENUM_SINGLE(TWL4030_REG_PREDR_CTL, 1, 0x7,
  309. ARRAY_SIZE(twl4030_predriver_texts),
  310. twl4030_predriver_texts,
  311. twl4030_predriver_values);
  312. static const struct snd_kcontrol_new twl4030_dapm_predriver_control =
  313. SOC_DAPM_VALUE_ENUM("Route", twl4030_predriver_enum);
  314. /* Headset Left */
  315. static const char *twl4030_hsol_texts[] =
  316. {"Off", "DACL1", "DACL2"};
  317. static const struct soc_enum twl4030_hsol_enum =
  318. SOC_ENUM_SINGLE(TWL4030_REG_HS_SEL, 1,
  319. ARRAY_SIZE(twl4030_hsol_texts),
  320. twl4030_hsol_texts);
  321. static const struct snd_kcontrol_new twl4030_dapm_hsol_control =
  322. SOC_DAPM_ENUM("Route", twl4030_hsol_enum);
  323. /* Headset Right */
  324. static const char *twl4030_hsor_texts[] =
  325. {"Off", "DACR1", "DACR2"};
  326. static const struct soc_enum twl4030_hsor_enum =
  327. SOC_ENUM_SINGLE(TWL4030_REG_HS_SEL, 4,
  328. ARRAY_SIZE(twl4030_hsor_texts),
  329. twl4030_hsor_texts);
  330. static const struct snd_kcontrol_new twl4030_dapm_hsor_control =
  331. SOC_DAPM_ENUM("Route", twl4030_hsor_enum);
  332. /* Carkit Left */
  333. static const char *twl4030_carkitl_texts[] =
  334. {"Off", "DACL1", "DACL2"};
  335. static const struct soc_enum twl4030_carkitl_enum =
  336. SOC_ENUM_SINGLE(TWL4030_REG_PRECKL_CTL, 1,
  337. ARRAY_SIZE(twl4030_carkitl_texts),
  338. twl4030_carkitl_texts);
  339. static const struct snd_kcontrol_new twl4030_dapm_carkitl_control =
  340. SOC_DAPM_ENUM("Route", twl4030_carkitl_enum);
  341. /* Carkit Right */
  342. static const char *twl4030_carkitr_texts[] =
  343. {"Off", "DACR1", "DACR2"};
  344. static const struct soc_enum twl4030_carkitr_enum =
  345. SOC_ENUM_SINGLE(TWL4030_REG_PRECKR_CTL, 1,
  346. ARRAY_SIZE(twl4030_carkitr_texts),
  347. twl4030_carkitr_texts);
  348. static const struct snd_kcontrol_new twl4030_dapm_carkitr_control =
  349. SOC_DAPM_ENUM("Route", twl4030_carkitr_enum);
  350. /* Handsfree Left */
  351. static const char *twl4030_handsfreel_texts[] =
  352. {"Voice", "DACL1", "DACL2", "DACR2"};
  353. static const struct soc_enum twl4030_handsfreel_enum =
  354. SOC_ENUM_SINGLE(TWL4030_REG_HFL_CTL, 0,
  355. ARRAY_SIZE(twl4030_handsfreel_texts),
  356. twl4030_handsfreel_texts);
  357. static const struct snd_kcontrol_new twl4030_dapm_handsfreel_control =
  358. SOC_DAPM_ENUM("Route", twl4030_handsfreel_enum);
  359. /* Handsfree Right */
  360. static const char *twl4030_handsfreer_texts[] =
  361. {"Voice", "DACR1", "DACR2", "DACL2"};
  362. static const struct soc_enum twl4030_handsfreer_enum =
  363. SOC_ENUM_SINGLE(TWL4030_REG_HFR_CTL, 0,
  364. ARRAY_SIZE(twl4030_handsfreer_texts),
  365. twl4030_handsfreer_texts);
  366. static const struct snd_kcontrol_new twl4030_dapm_handsfreer_control =
  367. SOC_DAPM_ENUM("Route", twl4030_handsfreer_enum);
  368. /* Left analog microphone selection */
  369. static const char *twl4030_analoglmic_texts[] =
  370. {"Off", "Main mic", "Headset mic", "AUXL", "Carkit mic"};
  371. static const unsigned int twl4030_analoglmic_values[] =
  372. {0x0, 0x1, 0x2, 0x4, 0x8};
  373. static const struct soc_enum twl4030_analoglmic_enum =
  374. SOC_VALUE_ENUM_SINGLE(TWL4030_REG_ANAMICL, 0, 0xf,
  375. ARRAY_SIZE(twl4030_analoglmic_texts),
  376. twl4030_analoglmic_texts,
  377. twl4030_analoglmic_values);
  378. static const struct snd_kcontrol_new twl4030_dapm_analoglmic_control =
  379. SOC_DAPM_VALUE_ENUM("Route", twl4030_analoglmic_enum);
  380. /* Right analog microphone selection */
  381. static const char *twl4030_analogrmic_texts[] =
  382. {"Off", "Sub mic", "AUXR"};
  383. static const unsigned int twl4030_analogrmic_values[] =
  384. {0x0, 0x1, 0x4};
  385. static const struct soc_enum twl4030_analogrmic_enum =
  386. SOC_VALUE_ENUM_SINGLE(TWL4030_REG_ANAMICR, 0, 0x5,
  387. ARRAY_SIZE(twl4030_analogrmic_texts),
  388. twl4030_analogrmic_texts,
  389. twl4030_analogrmic_values);
  390. static const struct snd_kcontrol_new twl4030_dapm_analogrmic_control =
  391. SOC_DAPM_VALUE_ENUM("Route", twl4030_analogrmic_enum);
  392. /* TX1 L/R Analog/Digital microphone selection */
  393. static const char *twl4030_micpathtx1_texts[] =
  394. {"Analog", "Digimic0"};
  395. static const struct soc_enum twl4030_micpathtx1_enum =
  396. SOC_ENUM_SINGLE(TWL4030_REG_ADCMICSEL, 0,
  397. ARRAY_SIZE(twl4030_micpathtx1_texts),
  398. twl4030_micpathtx1_texts);
  399. static const struct snd_kcontrol_new twl4030_dapm_micpathtx1_control =
  400. SOC_DAPM_ENUM("Route", twl4030_micpathtx1_enum);
  401. /* TX2 L/R Analog/Digital microphone selection */
  402. static const char *twl4030_micpathtx2_texts[] =
  403. {"Analog", "Digimic1"};
  404. static const struct soc_enum twl4030_micpathtx2_enum =
  405. SOC_ENUM_SINGLE(TWL4030_REG_ADCMICSEL, 2,
  406. ARRAY_SIZE(twl4030_micpathtx2_texts),
  407. twl4030_micpathtx2_texts);
  408. static const struct snd_kcontrol_new twl4030_dapm_micpathtx2_control =
  409. SOC_DAPM_ENUM("Route", twl4030_micpathtx2_enum);
  410. /* Analog bypass for AudioR1 */
  411. static const struct snd_kcontrol_new twl4030_dapm_abypassr1_control =
  412. SOC_DAPM_SINGLE("Switch", TWL4030_REG_ARXR1_APGA_CTL, 2, 1, 0);
  413. /* Analog bypass for AudioL1 */
  414. static const struct snd_kcontrol_new twl4030_dapm_abypassl1_control =
  415. SOC_DAPM_SINGLE("Switch", TWL4030_REG_ARXL1_APGA_CTL, 2, 1, 0);
  416. /* Analog bypass for AudioR2 */
  417. static const struct snd_kcontrol_new twl4030_dapm_abypassr2_control =
  418. SOC_DAPM_SINGLE("Switch", TWL4030_REG_ARXR2_APGA_CTL, 2, 1, 0);
  419. /* Analog bypass for AudioL2 */
  420. static const struct snd_kcontrol_new twl4030_dapm_abypassl2_control =
  421. SOC_DAPM_SINGLE("Switch", TWL4030_REG_ARXL2_APGA_CTL, 2, 1, 0);
  422. /* Digital bypass gain, 0 mutes the bypass */
  423. static const unsigned int twl4030_dapm_dbypass_tlv[] = {
  424. TLV_DB_RANGE_HEAD(2),
  425. 0, 3, TLV_DB_SCALE_ITEM(-2400, 0, 1),
  426. 4, 7, TLV_DB_SCALE_ITEM(-1800, 600, 0),
  427. };
  428. /* Digital bypass left (TX1L -> RX2L) */
  429. static const struct snd_kcontrol_new twl4030_dapm_dbypassl_control =
  430. SOC_DAPM_SINGLE_TLV("Volume",
  431. TWL4030_REG_ATX2ARXPGA, 3, 7, 0,
  432. twl4030_dapm_dbypass_tlv);
  433. /* Digital bypass right (TX1R -> RX2R) */
  434. static const struct snd_kcontrol_new twl4030_dapm_dbypassr_control =
  435. SOC_DAPM_SINGLE_TLV("Volume",
  436. TWL4030_REG_ATX2ARXPGA, 0, 7, 0,
  437. twl4030_dapm_dbypass_tlv);
  438. static int micpath_event(struct snd_soc_dapm_widget *w,
  439. struct snd_kcontrol *kcontrol, int event)
  440. {
  441. struct soc_enum *e = (struct soc_enum *)w->kcontrols->private_value;
  442. unsigned char adcmicsel, micbias_ctl;
  443. adcmicsel = twl4030_read_reg_cache(w->codec, TWL4030_REG_ADCMICSEL);
  444. micbias_ctl = twl4030_read_reg_cache(w->codec, TWL4030_REG_MICBIAS_CTL);
  445. /* Prepare the bits for the given TX path:
  446. * shift_l == 0: TX1 microphone path
  447. * shift_l == 2: TX2 microphone path */
  448. if (e->shift_l) {
  449. /* TX2 microphone path */
  450. if (adcmicsel & TWL4030_TX2IN_SEL)
  451. micbias_ctl |= TWL4030_MICBIAS2_CTL; /* digimic */
  452. else
  453. micbias_ctl &= ~TWL4030_MICBIAS2_CTL;
  454. } else {
  455. /* TX1 microphone path */
  456. if (adcmicsel & TWL4030_TX1IN_SEL)
  457. micbias_ctl |= TWL4030_MICBIAS1_CTL; /* digimic */
  458. else
  459. micbias_ctl &= ~TWL4030_MICBIAS1_CTL;
  460. }
  461. twl4030_write(w->codec, TWL4030_REG_MICBIAS_CTL, micbias_ctl);
  462. return 0;
  463. }
  464. static int handsfree_event(struct snd_soc_dapm_widget *w,
  465. struct snd_kcontrol *kcontrol, int event)
  466. {
  467. struct soc_enum *e = (struct soc_enum *)w->kcontrols->private_value;
  468. unsigned char hs_ctl;
  469. hs_ctl = twl4030_read_reg_cache(w->codec, e->reg);
  470. if (hs_ctl & TWL4030_HF_CTL_REF_EN) {
  471. hs_ctl |= TWL4030_HF_CTL_RAMP_EN;
  472. twl4030_write(w->codec, e->reg, hs_ctl);
  473. hs_ctl |= TWL4030_HF_CTL_LOOP_EN;
  474. twl4030_write(w->codec, e->reg, hs_ctl);
  475. hs_ctl |= TWL4030_HF_CTL_HB_EN;
  476. twl4030_write(w->codec, e->reg, hs_ctl);
  477. } else {
  478. hs_ctl &= ~(TWL4030_HF_CTL_RAMP_EN | TWL4030_HF_CTL_LOOP_EN
  479. | TWL4030_HF_CTL_HB_EN);
  480. twl4030_write(w->codec, e->reg, hs_ctl);
  481. }
  482. return 0;
  483. }
  484. static int headsetl_event(struct snd_soc_dapm_widget *w,
  485. struct snd_kcontrol *kcontrol, int event)
  486. {
  487. unsigned char hs_gain, hs_pop;
  488. /* Save the current volume */
  489. hs_gain = twl4030_read_reg_cache(w->codec, TWL4030_REG_HS_GAIN_SET);
  490. hs_pop = twl4030_read_reg_cache(w->codec, TWL4030_REG_HS_POPN_SET);
  491. switch (event) {
  492. case SND_SOC_DAPM_POST_PMU:
  493. /* Do the anti-pop/bias ramp enable according to the TRM */
  494. hs_pop |= TWL4030_VMID_EN;
  495. twl4030_write(w->codec, TWL4030_REG_HS_POPN_SET, hs_pop);
  496. /* Is this needed? Can we just use whatever gain here? */
  497. twl4030_write(w->codec, TWL4030_REG_HS_GAIN_SET,
  498. (hs_gain & (~0x0f)) | 0x0a);
  499. hs_pop |= TWL4030_RAMP_EN;
  500. twl4030_write(w->codec, TWL4030_REG_HS_POPN_SET, hs_pop);
  501. /* Restore the original volume */
  502. twl4030_write(w->codec, TWL4030_REG_HS_GAIN_SET, hs_gain);
  503. break;
  504. case SND_SOC_DAPM_POST_PMD:
  505. /* Do the anti-pop/bias ramp disable according to the TRM */
  506. hs_pop &= ~TWL4030_RAMP_EN;
  507. twl4030_write(w->codec, TWL4030_REG_HS_POPN_SET, hs_pop);
  508. /* Bypass the reg_cache to mute the headset */
  509. twl4030_i2c_write_u8(TWL4030_MODULE_AUDIO_VOICE,
  510. hs_gain & (~0x0f),
  511. TWL4030_REG_HS_GAIN_SET);
  512. hs_pop &= ~TWL4030_VMID_EN;
  513. twl4030_write(w->codec, TWL4030_REG_HS_POPN_SET, hs_pop);
  514. break;
  515. }
  516. return 0;
  517. }
  518. static int bypass_event(struct snd_soc_dapm_widget *w,
  519. struct snd_kcontrol *kcontrol, int event)
  520. {
  521. struct soc_mixer_control *m =
  522. (struct soc_mixer_control *)w->kcontrols->private_value;
  523. struct twl4030_priv *twl4030 = w->codec->private_data;
  524. unsigned char reg;
  525. reg = twl4030_read_reg_cache(w->codec, m->reg);
  526. if (m->reg <= TWL4030_REG_ARXR2_APGA_CTL) {
  527. /* Analog bypass */
  528. if (reg & (1 << m->shift))
  529. twl4030->bypass_state |=
  530. (1 << (m->reg - TWL4030_REG_ARXL1_APGA_CTL));
  531. else
  532. twl4030->bypass_state &=
  533. ~(1 << (m->reg - TWL4030_REG_ARXL1_APGA_CTL));
  534. } else {
  535. /* Digital bypass */
  536. if (reg & (0x7 << m->shift))
  537. twl4030->bypass_state |= (1 << (m->shift ? 5 : 4));
  538. else
  539. twl4030->bypass_state &= ~(1 << (m->shift ? 5 : 4));
  540. }
  541. if (w->codec->bias_level == SND_SOC_BIAS_STANDBY) {
  542. if (twl4030->bypass_state)
  543. twl4030_codec_mute(w->codec, 0);
  544. else
  545. twl4030_codec_mute(w->codec, 1);
  546. }
  547. return 0;
  548. }
  549. /*
  550. * Some of the gain controls in TWL (mostly those which are associated with
  551. * the outputs) are implemented in an interesting way:
  552. * 0x0 : Power down (mute)
  553. * 0x1 : 6dB
  554. * 0x2 : 0 dB
  555. * 0x3 : -6 dB
  556. * Inverting not going to help with these.
  557. * Custom volsw and volsw_2r get/put functions to handle these gain bits.
  558. */
  559. #define SOC_DOUBLE_TLV_TWL4030(xname, xreg, shift_left, shift_right, xmax,\
  560. xinvert, tlv_array) \
  561. { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
  562. .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
  563. SNDRV_CTL_ELEM_ACCESS_READWRITE,\
  564. .tlv.p = (tlv_array), \
  565. .info = snd_soc_info_volsw, \
  566. .get = snd_soc_get_volsw_twl4030, \
  567. .put = snd_soc_put_volsw_twl4030, \
  568. .private_value = (unsigned long)&(struct soc_mixer_control) \
  569. {.reg = xreg, .shift = shift_left, .rshift = shift_right,\
  570. .max = xmax, .invert = xinvert} }
  571. #define SOC_DOUBLE_R_TLV_TWL4030(xname, reg_left, reg_right, xshift, xmax,\
  572. xinvert, tlv_array) \
  573. { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
  574. .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
  575. SNDRV_CTL_ELEM_ACCESS_READWRITE,\
  576. .tlv.p = (tlv_array), \
  577. .info = snd_soc_info_volsw_2r, \
  578. .get = snd_soc_get_volsw_r2_twl4030,\
  579. .put = snd_soc_put_volsw_r2_twl4030, \
  580. .private_value = (unsigned long)&(struct soc_mixer_control) \
  581. {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
  582. .rshift = xshift, .max = xmax, .invert = xinvert} }
  583. #define SOC_SINGLE_TLV_TWL4030(xname, xreg, xshift, xmax, xinvert, tlv_array) \
  584. SOC_DOUBLE_TLV_TWL4030(xname, xreg, xshift, xshift, xmax, \
  585. xinvert, tlv_array)
  586. static int snd_soc_get_volsw_twl4030(struct snd_kcontrol *kcontrol,
  587. struct snd_ctl_elem_value *ucontrol)
  588. {
  589. struct soc_mixer_control *mc =
  590. (struct soc_mixer_control *)kcontrol->private_value;
  591. struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
  592. unsigned int reg = mc->reg;
  593. unsigned int shift = mc->shift;
  594. unsigned int rshift = mc->rshift;
  595. int max = mc->max;
  596. int mask = (1 << fls(max)) - 1;
  597. ucontrol->value.integer.value[0] =
  598. (snd_soc_read(codec, reg) >> shift) & mask;
  599. if (ucontrol->value.integer.value[0])
  600. ucontrol->value.integer.value[0] =
  601. max + 1 - ucontrol->value.integer.value[0];
  602. if (shift != rshift) {
  603. ucontrol->value.integer.value[1] =
  604. (snd_soc_read(codec, reg) >> rshift) & mask;
  605. if (ucontrol->value.integer.value[1])
  606. ucontrol->value.integer.value[1] =
  607. max + 1 - ucontrol->value.integer.value[1];
  608. }
  609. return 0;
  610. }
  611. static int snd_soc_put_volsw_twl4030(struct snd_kcontrol *kcontrol,
  612. struct snd_ctl_elem_value *ucontrol)
  613. {
  614. struct soc_mixer_control *mc =
  615. (struct soc_mixer_control *)kcontrol->private_value;
  616. struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
  617. unsigned int reg = mc->reg;
  618. unsigned int shift = mc->shift;
  619. unsigned int rshift = mc->rshift;
  620. int max = mc->max;
  621. int mask = (1 << fls(max)) - 1;
  622. unsigned short val, val2, val_mask;
  623. val = (ucontrol->value.integer.value[0] & mask);
  624. val_mask = mask << shift;
  625. if (val)
  626. val = max + 1 - val;
  627. val = val << shift;
  628. if (shift != rshift) {
  629. val2 = (ucontrol->value.integer.value[1] & mask);
  630. val_mask |= mask << rshift;
  631. if (val2)
  632. val2 = max + 1 - val2;
  633. val |= val2 << rshift;
  634. }
  635. return snd_soc_update_bits(codec, reg, val_mask, val);
  636. }
  637. static int snd_soc_get_volsw_r2_twl4030(struct snd_kcontrol *kcontrol,
  638. struct snd_ctl_elem_value *ucontrol)
  639. {
  640. struct soc_mixer_control *mc =
  641. (struct soc_mixer_control *)kcontrol->private_value;
  642. struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
  643. unsigned int reg = mc->reg;
  644. unsigned int reg2 = mc->rreg;
  645. unsigned int shift = mc->shift;
  646. int max = mc->max;
  647. int mask = (1<<fls(max))-1;
  648. ucontrol->value.integer.value[0] =
  649. (snd_soc_read(codec, reg) >> shift) & mask;
  650. ucontrol->value.integer.value[1] =
  651. (snd_soc_read(codec, reg2) >> shift) & mask;
  652. if (ucontrol->value.integer.value[0])
  653. ucontrol->value.integer.value[0] =
  654. max + 1 - ucontrol->value.integer.value[0];
  655. if (ucontrol->value.integer.value[1])
  656. ucontrol->value.integer.value[1] =
  657. max + 1 - ucontrol->value.integer.value[1];
  658. return 0;
  659. }
  660. static int snd_soc_put_volsw_r2_twl4030(struct snd_kcontrol *kcontrol,
  661. struct snd_ctl_elem_value *ucontrol)
  662. {
  663. struct soc_mixer_control *mc =
  664. (struct soc_mixer_control *)kcontrol->private_value;
  665. struct snd_soc_codec *codec = snd_kcontrol_chip(kcontrol);
  666. unsigned int reg = mc->reg;
  667. unsigned int reg2 = mc->rreg;
  668. unsigned int shift = mc->shift;
  669. int max = mc->max;
  670. int mask = (1 << fls(max)) - 1;
  671. int err;
  672. unsigned short val, val2, val_mask;
  673. val_mask = mask << shift;
  674. val = (ucontrol->value.integer.value[0] & mask);
  675. val2 = (ucontrol->value.integer.value[1] & mask);
  676. if (val)
  677. val = max + 1 - val;
  678. if (val2)
  679. val2 = max + 1 - val2;
  680. val = val << shift;
  681. val2 = val2 << shift;
  682. err = snd_soc_update_bits(codec, reg, val_mask, val);
  683. if (err < 0)
  684. return err;
  685. err = snd_soc_update_bits(codec, reg2, val_mask, val2);
  686. return err;
  687. }
  688. /*
  689. * FGAIN volume control:
  690. * from -62 to 0 dB in 1 dB steps (mute instead of -63 dB)
  691. */
  692. static DECLARE_TLV_DB_SCALE(digital_fine_tlv, -6300, 100, 1);
  693. /*
  694. * CGAIN volume control:
  695. * 0 dB to 12 dB in 6 dB steps
  696. * value 2 and 3 means 12 dB
  697. */
  698. static DECLARE_TLV_DB_SCALE(digital_coarse_tlv, 0, 600, 0);
  699. /*
  700. * Analog playback gain
  701. * -24 dB to 12 dB in 2 dB steps
  702. */
  703. static DECLARE_TLV_DB_SCALE(analog_tlv, -2400, 200, 0);
  704. /*
  705. * Gain controls tied to outputs
  706. * -6 dB to 6 dB in 6 dB steps (mute instead of -12)
  707. */
  708. static DECLARE_TLV_DB_SCALE(output_tvl, -1200, 600, 1);
  709. /*
  710. * Capture gain after the ADCs
  711. * from 0 dB to 31 dB in 1 dB steps
  712. */
  713. static DECLARE_TLV_DB_SCALE(digital_capture_tlv, 0, 100, 0);
  714. /*
  715. * Gain control for input amplifiers
  716. * 0 dB to 30 dB in 6 dB steps
  717. */
  718. static DECLARE_TLV_DB_SCALE(input_gain_tlv, 0, 600, 0);
  719. static const char *twl4030_rampdelay_texts[] = {
  720. "27/20/14 ms", "55/40/27 ms", "109/81/55 ms", "218/161/109 ms",
  721. "437/323/218 ms", "874/645/437 ms", "1748/1291/874 ms",
  722. "3495/2581/1748 ms"
  723. };
  724. static const struct soc_enum twl4030_rampdelay_enum =
  725. SOC_ENUM_SINGLE(TWL4030_REG_HS_POPN_SET, 2,
  726. ARRAY_SIZE(twl4030_rampdelay_texts),
  727. twl4030_rampdelay_texts);
  728. static const struct snd_kcontrol_new twl4030_snd_controls[] = {
  729. /* Common playback gain controls */
  730. SOC_DOUBLE_R_TLV("DAC1 Digital Fine Playback Volume",
  731. TWL4030_REG_ARXL1PGA, TWL4030_REG_ARXR1PGA,
  732. 0, 0x3f, 0, digital_fine_tlv),
  733. SOC_DOUBLE_R_TLV("DAC2 Digital Fine Playback Volume",
  734. TWL4030_REG_ARXL2PGA, TWL4030_REG_ARXR2PGA,
  735. 0, 0x3f, 0, digital_fine_tlv),
  736. SOC_DOUBLE_R_TLV("DAC1 Digital Coarse Playback Volume",
  737. TWL4030_REG_ARXL1PGA, TWL4030_REG_ARXR1PGA,
  738. 6, 0x2, 0, digital_coarse_tlv),
  739. SOC_DOUBLE_R_TLV("DAC2 Digital Coarse Playback Volume",
  740. TWL4030_REG_ARXL2PGA, TWL4030_REG_ARXR2PGA,
  741. 6, 0x2, 0, digital_coarse_tlv),
  742. SOC_DOUBLE_R_TLV("DAC1 Analog Playback Volume",
  743. TWL4030_REG_ARXL1_APGA_CTL, TWL4030_REG_ARXR1_APGA_CTL,
  744. 3, 0x12, 1, analog_tlv),
  745. SOC_DOUBLE_R_TLV("DAC2 Analog Playback Volume",
  746. TWL4030_REG_ARXL2_APGA_CTL, TWL4030_REG_ARXR2_APGA_CTL,
  747. 3, 0x12, 1, analog_tlv),
  748. SOC_DOUBLE_R("DAC1 Analog Playback Switch",
  749. TWL4030_REG_ARXL1_APGA_CTL, TWL4030_REG_ARXR1_APGA_CTL,
  750. 1, 1, 0),
  751. SOC_DOUBLE_R("DAC2 Analog Playback Switch",
  752. TWL4030_REG_ARXL2_APGA_CTL, TWL4030_REG_ARXR2_APGA_CTL,
  753. 1, 1, 0),
  754. /* Separate output gain controls */
  755. SOC_DOUBLE_R_TLV_TWL4030("PreDriv Playback Volume",
  756. TWL4030_REG_PREDL_CTL, TWL4030_REG_PREDR_CTL,
  757. 4, 3, 0, output_tvl),
  758. SOC_DOUBLE_TLV_TWL4030("Headset Playback Volume",
  759. TWL4030_REG_HS_GAIN_SET, 0, 2, 3, 0, output_tvl),
  760. SOC_DOUBLE_R_TLV_TWL4030("Carkit Playback Volume",
  761. TWL4030_REG_PRECKL_CTL, TWL4030_REG_PRECKR_CTL,
  762. 4, 3, 0, output_tvl),
  763. SOC_SINGLE_TLV_TWL4030("Earpiece Playback Volume",
  764. TWL4030_REG_EAR_CTL, 4, 3, 0, output_tvl),
  765. /* Common capture gain controls */
  766. SOC_DOUBLE_R_TLV("TX1 Digital Capture Volume",
  767. TWL4030_REG_ATXL1PGA, TWL4030_REG_ATXR1PGA,
  768. 0, 0x1f, 0, digital_capture_tlv),
  769. SOC_DOUBLE_R_TLV("TX2 Digital Capture Volume",
  770. TWL4030_REG_AVTXL2PGA, TWL4030_REG_AVTXR2PGA,
  771. 0, 0x1f, 0, digital_capture_tlv),
  772. SOC_DOUBLE_TLV("Analog Capture Volume", TWL4030_REG_ANAMIC_GAIN,
  773. 0, 3, 5, 0, input_gain_tlv),
  774. SOC_ENUM("HS ramp delay", twl4030_rampdelay_enum),
  775. };
  776. static const struct snd_soc_dapm_widget twl4030_dapm_widgets[] = {
  777. /* Left channel inputs */
  778. SND_SOC_DAPM_INPUT("MAINMIC"),
  779. SND_SOC_DAPM_INPUT("HSMIC"),
  780. SND_SOC_DAPM_INPUT("AUXL"),
  781. SND_SOC_DAPM_INPUT("CARKITMIC"),
  782. /* Right channel inputs */
  783. SND_SOC_DAPM_INPUT("SUBMIC"),
  784. SND_SOC_DAPM_INPUT("AUXR"),
  785. /* Digital microphones (Stereo) */
  786. SND_SOC_DAPM_INPUT("DIGIMIC0"),
  787. SND_SOC_DAPM_INPUT("DIGIMIC1"),
  788. /* Outputs */
  789. SND_SOC_DAPM_OUTPUT("OUTL"),
  790. SND_SOC_DAPM_OUTPUT("OUTR"),
  791. SND_SOC_DAPM_OUTPUT("EARPIECE"),
  792. SND_SOC_DAPM_OUTPUT("PREDRIVEL"),
  793. SND_SOC_DAPM_OUTPUT("PREDRIVER"),
  794. SND_SOC_DAPM_OUTPUT("HSOL"),
  795. SND_SOC_DAPM_OUTPUT("HSOR"),
  796. SND_SOC_DAPM_OUTPUT("CARKITL"),
  797. SND_SOC_DAPM_OUTPUT("CARKITR"),
  798. SND_SOC_DAPM_OUTPUT("HFL"),
  799. SND_SOC_DAPM_OUTPUT("HFR"),
  800. /* DACs */
  801. SND_SOC_DAPM_DAC("DAC Right1", "Right Front Playback",
  802. SND_SOC_NOPM, 0, 0),
  803. SND_SOC_DAPM_DAC("DAC Left1", "Left Front Playback",
  804. SND_SOC_NOPM, 0, 0),
  805. SND_SOC_DAPM_DAC("DAC Right2", "Right Rear Playback",
  806. SND_SOC_NOPM, 0, 0),
  807. SND_SOC_DAPM_DAC("DAC Left2", "Left Rear Playback",
  808. SND_SOC_NOPM, 0, 0),
  809. /* Analog PGAs */
  810. SND_SOC_DAPM_PGA("ARXR1_APGA", TWL4030_REG_ARXR1_APGA_CTL,
  811. 0, 0, NULL, 0),
  812. SND_SOC_DAPM_PGA("ARXL1_APGA", TWL4030_REG_ARXL1_APGA_CTL,
  813. 0, 0, NULL, 0),
  814. SND_SOC_DAPM_PGA("ARXR2_APGA", TWL4030_REG_ARXR2_APGA_CTL,
  815. 0, 0, NULL, 0),
  816. SND_SOC_DAPM_PGA("ARXL2_APGA", TWL4030_REG_ARXL2_APGA_CTL,
  817. 0, 0, NULL, 0),
  818. /* Analog bypasses */
  819. SND_SOC_DAPM_SWITCH_E("Right1 Analog Loopback", SND_SOC_NOPM, 0, 0,
  820. &twl4030_dapm_abypassr1_control, bypass_event,
  821. SND_SOC_DAPM_POST_REG),
  822. SND_SOC_DAPM_SWITCH_E("Left1 Analog Loopback", SND_SOC_NOPM, 0, 0,
  823. &twl4030_dapm_abypassl1_control,
  824. bypass_event, SND_SOC_DAPM_POST_REG),
  825. SND_SOC_DAPM_SWITCH_E("Right2 Analog Loopback", SND_SOC_NOPM, 0, 0,
  826. &twl4030_dapm_abypassr2_control,
  827. bypass_event, SND_SOC_DAPM_POST_REG),
  828. SND_SOC_DAPM_SWITCH_E("Left2 Analog Loopback", SND_SOC_NOPM, 0, 0,
  829. &twl4030_dapm_abypassl2_control,
  830. bypass_event, SND_SOC_DAPM_POST_REG),
  831. /* Digital bypasses */
  832. SND_SOC_DAPM_SWITCH_E("Left Digital Loopback", SND_SOC_NOPM, 0, 0,
  833. &twl4030_dapm_dbypassl_control, bypass_event,
  834. SND_SOC_DAPM_POST_REG),
  835. SND_SOC_DAPM_SWITCH_E("Right Digital Loopback", SND_SOC_NOPM, 0, 0,
  836. &twl4030_dapm_dbypassr_control, bypass_event,
  837. SND_SOC_DAPM_POST_REG),
  838. SND_SOC_DAPM_MIXER("Analog R1 Playback Mixer", TWL4030_REG_AVDAC_CTL,
  839. 0, 0, NULL, 0),
  840. SND_SOC_DAPM_MIXER("Analog L1 Playback Mixer", TWL4030_REG_AVDAC_CTL,
  841. 1, 0, NULL, 0),
  842. SND_SOC_DAPM_MIXER("Analog R2 Playback Mixer", TWL4030_REG_AVDAC_CTL,
  843. 2, 0, NULL, 0),
  844. SND_SOC_DAPM_MIXER("Analog L2 Playback Mixer", TWL4030_REG_AVDAC_CTL,
  845. 3, 0, NULL, 0),
  846. /* Output MUX controls */
  847. /* Earpiece */
  848. SND_SOC_DAPM_VALUE_MUX("Earpiece Mux", SND_SOC_NOPM, 0, 0,
  849. &twl4030_dapm_earpiece_control),
  850. /* PreDrivL/R */
  851. SND_SOC_DAPM_VALUE_MUX("PredriveL Mux", SND_SOC_NOPM, 0, 0,
  852. &twl4030_dapm_predrivel_control),
  853. SND_SOC_DAPM_VALUE_MUX("PredriveR Mux", SND_SOC_NOPM, 0, 0,
  854. &twl4030_dapm_predriver_control),
  855. /* HeadsetL/R */
  856. SND_SOC_DAPM_MUX_E("HeadsetL Mux", SND_SOC_NOPM, 0, 0,
  857. &twl4030_dapm_hsol_control, headsetl_event,
  858. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  859. SND_SOC_DAPM_MUX("HeadsetR Mux", SND_SOC_NOPM, 0, 0,
  860. &twl4030_dapm_hsor_control),
  861. /* CarkitL/R */
  862. SND_SOC_DAPM_MUX("CarkitL Mux", SND_SOC_NOPM, 0, 0,
  863. &twl4030_dapm_carkitl_control),
  864. SND_SOC_DAPM_MUX("CarkitR Mux", SND_SOC_NOPM, 0, 0,
  865. &twl4030_dapm_carkitr_control),
  866. /* HandsfreeL/R */
  867. SND_SOC_DAPM_MUX_E("HandsfreeL Mux", TWL4030_REG_HFL_CTL, 5, 0,
  868. &twl4030_dapm_handsfreel_control, handsfree_event,
  869. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  870. SND_SOC_DAPM_MUX_E("HandsfreeR Mux", TWL4030_REG_HFR_CTL, 5, 0,
  871. &twl4030_dapm_handsfreer_control, handsfree_event,
  872. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD),
  873. /* Introducing four virtual ADC, since TWL4030 have four channel for
  874. capture */
  875. SND_SOC_DAPM_ADC("ADC Virtual Left1", "Left Front Capture",
  876. SND_SOC_NOPM, 0, 0),
  877. SND_SOC_DAPM_ADC("ADC Virtual Right1", "Right Front Capture",
  878. SND_SOC_NOPM, 0, 0),
  879. SND_SOC_DAPM_ADC("ADC Virtual Left2", "Left Rear Capture",
  880. SND_SOC_NOPM, 0, 0),
  881. SND_SOC_DAPM_ADC("ADC Virtual Right2", "Right Rear Capture",
  882. SND_SOC_NOPM, 0, 0),
  883. /* Analog/Digital mic path selection.
  884. TX1 Left/Right: either analog Left/Right or Digimic0
  885. TX2 Left/Right: either analog Left/Right or Digimic1 */
  886. SND_SOC_DAPM_MUX_E("TX1 Capture Route", SND_SOC_NOPM, 0, 0,
  887. &twl4030_dapm_micpathtx1_control, micpath_event,
  888. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD|
  889. SND_SOC_DAPM_POST_REG),
  890. SND_SOC_DAPM_MUX_E("TX2 Capture Route", SND_SOC_NOPM, 0, 0,
  891. &twl4030_dapm_micpathtx2_control, micpath_event,
  892. SND_SOC_DAPM_POST_PMU|SND_SOC_DAPM_POST_PMD|
  893. SND_SOC_DAPM_POST_REG),
  894. /* Analog input muxes with switch for the capture amplifiers */
  895. SND_SOC_DAPM_VALUE_MUX("Analog Left Capture Route",
  896. TWL4030_REG_ANAMICL, 4, 0, &twl4030_dapm_analoglmic_control),
  897. SND_SOC_DAPM_VALUE_MUX("Analog Right Capture Route",
  898. TWL4030_REG_ANAMICR, 4, 0, &twl4030_dapm_analogrmic_control),
  899. SND_SOC_DAPM_PGA("ADC Physical Left",
  900. TWL4030_REG_AVADC_CTL, 3, 0, NULL, 0),
  901. SND_SOC_DAPM_PGA("ADC Physical Right",
  902. TWL4030_REG_AVADC_CTL, 1, 0, NULL, 0),
  903. SND_SOC_DAPM_PGA("Digimic0 Enable",
  904. TWL4030_REG_ADCMICSEL, 1, 0, NULL, 0),
  905. SND_SOC_DAPM_PGA("Digimic1 Enable",
  906. TWL4030_REG_ADCMICSEL, 3, 0, NULL, 0),
  907. SND_SOC_DAPM_MICBIAS("Mic Bias 1", TWL4030_REG_MICBIAS_CTL, 0, 0),
  908. SND_SOC_DAPM_MICBIAS("Mic Bias 2", TWL4030_REG_MICBIAS_CTL, 1, 0),
  909. SND_SOC_DAPM_MICBIAS("Headset Mic Bias", TWL4030_REG_MICBIAS_CTL, 2, 0),
  910. };
  911. static const struct snd_soc_dapm_route intercon[] = {
  912. {"Analog L1 Playback Mixer", NULL, "DAC Left1"},
  913. {"Analog R1 Playback Mixer", NULL, "DAC Right1"},
  914. {"Analog L2 Playback Mixer", NULL, "DAC Left2"},
  915. {"Analog R2 Playback Mixer", NULL, "DAC Right2"},
  916. {"ARXL1_APGA", NULL, "Analog L1 Playback Mixer"},
  917. {"ARXR1_APGA", NULL, "Analog R1 Playback Mixer"},
  918. {"ARXL2_APGA", NULL, "Analog L2 Playback Mixer"},
  919. {"ARXR2_APGA", NULL, "Analog R2 Playback Mixer"},
  920. /* Internal playback routings */
  921. /* Earpiece */
  922. {"Earpiece Mux", "DACL1", "ARXL1_APGA"},
  923. {"Earpiece Mux", "DACL2", "ARXL2_APGA"},
  924. {"Earpiece Mux", "DACR1", "ARXR1_APGA"},
  925. /* PreDrivL */
  926. {"PredriveL Mux", "DACL1", "ARXL1_APGA"},
  927. {"PredriveL Mux", "DACL2", "ARXL2_APGA"},
  928. {"PredriveL Mux", "DACR2", "ARXR2_APGA"},
  929. /* PreDrivR */
  930. {"PredriveR Mux", "DACR1", "ARXR1_APGA"},
  931. {"PredriveR Mux", "DACR2", "ARXR2_APGA"},
  932. {"PredriveR Mux", "DACL2", "ARXL2_APGA"},
  933. /* HeadsetL */
  934. {"HeadsetL Mux", "DACL1", "ARXL1_APGA"},
  935. {"HeadsetL Mux", "DACL2", "ARXL2_APGA"},
  936. /* HeadsetR */
  937. {"HeadsetR Mux", "DACR1", "ARXR1_APGA"},
  938. {"HeadsetR Mux", "DACR2", "ARXR2_APGA"},
  939. /* CarkitL */
  940. {"CarkitL Mux", "DACL1", "ARXL1_APGA"},
  941. {"CarkitL Mux", "DACL2", "ARXL2_APGA"},
  942. /* CarkitR */
  943. {"CarkitR Mux", "DACR1", "ARXR1_APGA"},
  944. {"CarkitR Mux", "DACR2", "ARXR2_APGA"},
  945. /* HandsfreeL */
  946. {"HandsfreeL Mux", "DACL1", "ARXL1_APGA"},
  947. {"HandsfreeL Mux", "DACL2", "ARXL2_APGA"},
  948. {"HandsfreeL Mux", "DACR2", "ARXR2_APGA"},
  949. /* HandsfreeR */
  950. {"HandsfreeR Mux", "DACR1", "ARXR1_APGA"},
  951. {"HandsfreeR Mux", "DACR2", "ARXR2_APGA"},
  952. {"HandsfreeR Mux", "DACL2", "ARXL2_APGA"},
  953. /* outputs */
  954. {"OUTL", NULL, "ARXL2_APGA"},
  955. {"OUTR", NULL, "ARXR2_APGA"},
  956. {"EARPIECE", NULL, "Earpiece Mux"},
  957. {"PREDRIVEL", NULL, "PredriveL Mux"},
  958. {"PREDRIVER", NULL, "PredriveR Mux"},
  959. {"HSOL", NULL, "HeadsetL Mux"},
  960. {"HSOR", NULL, "HeadsetR Mux"},
  961. {"CARKITL", NULL, "CarkitL Mux"},
  962. {"CARKITR", NULL, "CarkitR Mux"},
  963. {"HFL", NULL, "HandsfreeL Mux"},
  964. {"HFR", NULL, "HandsfreeR Mux"},
  965. /* Capture path */
  966. {"Analog Left Capture Route", "Main mic", "MAINMIC"},
  967. {"Analog Left Capture Route", "Headset mic", "HSMIC"},
  968. {"Analog Left Capture Route", "AUXL", "AUXL"},
  969. {"Analog Left Capture Route", "Carkit mic", "CARKITMIC"},
  970. {"Analog Right Capture Route", "Sub mic", "SUBMIC"},
  971. {"Analog Right Capture Route", "AUXR", "AUXR"},
  972. {"ADC Physical Left", NULL, "Analog Left Capture Route"},
  973. {"ADC Physical Right", NULL, "Analog Right Capture Route"},
  974. {"Digimic0 Enable", NULL, "DIGIMIC0"},
  975. {"Digimic1 Enable", NULL, "DIGIMIC1"},
  976. /* TX1 Left capture path */
  977. {"TX1 Capture Route", "Analog", "ADC Physical Left"},
  978. {"TX1 Capture Route", "Digimic0", "Digimic0 Enable"},
  979. /* TX1 Right capture path */
  980. {"TX1 Capture Route", "Analog", "ADC Physical Right"},
  981. {"TX1 Capture Route", "Digimic0", "Digimic0 Enable"},
  982. /* TX2 Left capture path */
  983. {"TX2 Capture Route", "Analog", "ADC Physical Left"},
  984. {"TX2 Capture Route", "Digimic1", "Digimic1 Enable"},
  985. /* TX2 Right capture path */
  986. {"TX2 Capture Route", "Analog", "ADC Physical Right"},
  987. {"TX2 Capture Route", "Digimic1", "Digimic1 Enable"},
  988. {"ADC Virtual Left1", NULL, "TX1 Capture Route"},
  989. {"ADC Virtual Right1", NULL, "TX1 Capture Route"},
  990. {"ADC Virtual Left2", NULL, "TX2 Capture Route"},
  991. {"ADC Virtual Right2", NULL, "TX2 Capture Route"},
  992. /* Analog bypass routes */
  993. {"Right1 Analog Loopback", "Switch", "Analog Right Capture Route"},
  994. {"Left1 Analog Loopback", "Switch", "Analog Left Capture Route"},
  995. {"Right2 Analog Loopback", "Switch", "Analog Right Capture Route"},
  996. {"Left2 Analog Loopback", "Switch", "Analog Left Capture Route"},
  997. {"Analog R1 Playback Mixer", NULL, "Right1 Analog Loopback"},
  998. {"Analog L1 Playback Mixer", NULL, "Left1 Analog Loopback"},
  999. {"Analog R2 Playback Mixer", NULL, "Right2 Analog Loopback"},
  1000. {"Analog L2 Playback Mixer", NULL, "Left2 Analog Loopback"},
  1001. /* Digital bypass routes */
  1002. {"Right Digital Loopback", "Volume", "TX1 Capture Route"},
  1003. {"Left Digital Loopback", "Volume", "TX1 Capture Route"},
  1004. {"Analog R2 Playback Mixer", NULL, "Right Digital Loopback"},
  1005. {"Analog L2 Playback Mixer", NULL, "Left Digital Loopback"},
  1006. };
  1007. static int twl4030_add_widgets(struct snd_soc_codec *codec)
  1008. {
  1009. snd_soc_dapm_new_controls(codec, twl4030_dapm_widgets,
  1010. ARRAY_SIZE(twl4030_dapm_widgets));
  1011. snd_soc_dapm_add_routes(codec, intercon, ARRAY_SIZE(intercon));
  1012. snd_soc_dapm_new_widgets(codec);
  1013. return 0;
  1014. }
  1015. static int twl4030_set_bias_level(struct snd_soc_codec *codec,
  1016. enum snd_soc_bias_level level)
  1017. {
  1018. struct twl4030_priv *twl4030 = codec->private_data;
  1019. switch (level) {
  1020. case SND_SOC_BIAS_ON:
  1021. twl4030_codec_mute(codec, 0);
  1022. break;
  1023. case SND_SOC_BIAS_PREPARE:
  1024. twl4030_power_up(codec);
  1025. if (twl4030->bypass_state)
  1026. twl4030_codec_mute(codec, 0);
  1027. else
  1028. twl4030_codec_mute(codec, 1);
  1029. break;
  1030. case SND_SOC_BIAS_STANDBY:
  1031. twl4030_power_up(codec);
  1032. if (twl4030->bypass_state)
  1033. twl4030_codec_mute(codec, 0);
  1034. else
  1035. twl4030_codec_mute(codec, 1);
  1036. break;
  1037. case SND_SOC_BIAS_OFF:
  1038. twl4030_power_down(codec);
  1039. break;
  1040. }
  1041. codec->bias_level = level;
  1042. return 0;
  1043. }
  1044. static int twl4030_startup(struct snd_pcm_substream *substream,
  1045. struct snd_soc_dai *dai)
  1046. {
  1047. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  1048. struct snd_soc_device *socdev = rtd->socdev;
  1049. struct snd_soc_codec *codec = socdev->card->codec;
  1050. struct twl4030_priv *twl4030 = codec->private_data;
  1051. /* If we already have a playback or capture going then constrain
  1052. * this substream to match it.
  1053. */
  1054. if (twl4030->master_substream) {
  1055. struct snd_pcm_runtime *master_runtime;
  1056. master_runtime = twl4030->master_substream->runtime;
  1057. snd_pcm_hw_constraint_minmax(substream->runtime,
  1058. SNDRV_PCM_HW_PARAM_RATE,
  1059. master_runtime->rate,
  1060. master_runtime->rate);
  1061. snd_pcm_hw_constraint_minmax(substream->runtime,
  1062. SNDRV_PCM_HW_PARAM_SAMPLE_BITS,
  1063. master_runtime->sample_bits,
  1064. master_runtime->sample_bits);
  1065. twl4030->slave_substream = substream;
  1066. } else
  1067. twl4030->master_substream = substream;
  1068. return 0;
  1069. }
  1070. static void twl4030_shutdown(struct snd_pcm_substream *substream,
  1071. struct snd_soc_dai *dai)
  1072. {
  1073. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  1074. struct snd_soc_device *socdev = rtd->socdev;
  1075. struct snd_soc_codec *codec = socdev->card->codec;
  1076. struct twl4030_priv *twl4030 = codec->private_data;
  1077. if (twl4030->master_substream == substream)
  1078. twl4030->master_substream = twl4030->slave_substream;
  1079. twl4030->slave_substream = NULL;
  1080. }
  1081. static int twl4030_hw_params(struct snd_pcm_substream *substream,
  1082. struct snd_pcm_hw_params *params,
  1083. struct snd_soc_dai *dai)
  1084. {
  1085. struct snd_soc_pcm_runtime *rtd = substream->private_data;
  1086. struct snd_soc_device *socdev = rtd->socdev;
  1087. struct snd_soc_codec *codec = socdev->card->codec;
  1088. struct twl4030_priv *twl4030 = codec->private_data;
  1089. u8 mode, old_mode, format, old_format;
  1090. if (substream == twl4030->slave_substream)
  1091. /* Ignoring hw_params for slave substream */
  1092. return 0;
  1093. /* bit rate */
  1094. old_mode = twl4030_read_reg_cache(codec,
  1095. TWL4030_REG_CODEC_MODE) & ~TWL4030_CODECPDZ;
  1096. mode = old_mode & ~TWL4030_APLL_RATE;
  1097. switch (params_rate(params)) {
  1098. case 8000:
  1099. mode |= TWL4030_APLL_RATE_8000;
  1100. break;
  1101. case 11025:
  1102. mode |= TWL4030_APLL_RATE_11025;
  1103. break;
  1104. case 12000:
  1105. mode |= TWL4030_APLL_RATE_12000;
  1106. break;
  1107. case 16000:
  1108. mode |= TWL4030_APLL_RATE_16000;
  1109. break;
  1110. case 22050:
  1111. mode |= TWL4030_APLL_RATE_22050;
  1112. break;
  1113. case 24000:
  1114. mode |= TWL4030_APLL_RATE_24000;
  1115. break;
  1116. case 32000:
  1117. mode |= TWL4030_APLL_RATE_32000;
  1118. break;
  1119. case 44100:
  1120. mode |= TWL4030_APLL_RATE_44100;
  1121. break;
  1122. case 48000:
  1123. mode |= TWL4030_APLL_RATE_48000;
  1124. break;
  1125. case 96000:
  1126. mode |= TWL4030_APLL_RATE_96000;
  1127. break;
  1128. default:
  1129. printk(KERN_ERR "TWL4030 hw params: unknown rate %d\n",
  1130. params_rate(params));
  1131. return -EINVAL;
  1132. }
  1133. if (mode != old_mode) {
  1134. /* change rate and set CODECPDZ */
  1135. twl4030_codec_enable(codec, 0);
  1136. twl4030_write(codec, TWL4030_REG_CODEC_MODE, mode);
  1137. twl4030_codec_enable(codec, 1);
  1138. }
  1139. /* sample size */
  1140. old_format = twl4030_read_reg_cache(codec, TWL4030_REG_AUDIO_IF);
  1141. format = old_format;
  1142. format &= ~TWL4030_DATA_WIDTH;
  1143. switch (params_format(params)) {
  1144. case SNDRV_PCM_FORMAT_S16_LE:
  1145. format |= TWL4030_DATA_WIDTH_16S_16W;
  1146. break;
  1147. case SNDRV_PCM_FORMAT_S24_LE:
  1148. format |= TWL4030_DATA_WIDTH_32S_24W;
  1149. break;
  1150. default:
  1151. printk(KERN_ERR "TWL4030 hw params: unknown format %d\n",
  1152. params_format(params));
  1153. return -EINVAL;
  1154. }
  1155. if (format != old_format) {
  1156. /* clear CODECPDZ before changing format (codec requirement) */
  1157. twl4030_codec_enable(codec, 0);
  1158. /* change format */
  1159. twl4030_write(codec, TWL4030_REG_AUDIO_IF, format);
  1160. /* set CODECPDZ afterwards */
  1161. twl4030_codec_enable(codec, 1);
  1162. }
  1163. return 0;
  1164. }
  1165. static int twl4030_set_dai_sysclk(struct snd_soc_dai *codec_dai,
  1166. int clk_id, unsigned int freq, int dir)
  1167. {
  1168. struct snd_soc_codec *codec = codec_dai->codec;
  1169. u8 infreq;
  1170. switch (freq) {
  1171. case 19200000:
  1172. infreq = TWL4030_APLL_INFREQ_19200KHZ;
  1173. break;
  1174. case 26000000:
  1175. infreq = TWL4030_APLL_INFREQ_26000KHZ;
  1176. break;
  1177. case 38400000:
  1178. infreq = TWL4030_APLL_INFREQ_38400KHZ;
  1179. break;
  1180. default:
  1181. printk(KERN_ERR "TWL4030 set sysclk: unknown rate %d\n",
  1182. freq);
  1183. return -EINVAL;
  1184. }
  1185. infreq |= TWL4030_APLL_EN;
  1186. twl4030_write(codec, TWL4030_REG_APLL_CTL, infreq);
  1187. return 0;
  1188. }
  1189. static int twl4030_set_dai_fmt(struct snd_soc_dai *codec_dai,
  1190. unsigned int fmt)
  1191. {
  1192. struct snd_soc_codec *codec = codec_dai->codec;
  1193. u8 old_format, format;
  1194. /* get format */
  1195. old_format = twl4030_read_reg_cache(codec, TWL4030_REG_AUDIO_IF);
  1196. format = old_format;
  1197. /* set master/slave audio interface */
  1198. switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
  1199. case SND_SOC_DAIFMT_CBM_CFM:
  1200. format &= ~(TWL4030_AIF_SLAVE_EN);
  1201. format &= ~(TWL4030_CLK256FS_EN);
  1202. break;
  1203. case SND_SOC_DAIFMT_CBS_CFS:
  1204. format |= TWL4030_AIF_SLAVE_EN;
  1205. format |= TWL4030_CLK256FS_EN;
  1206. break;
  1207. default:
  1208. return -EINVAL;
  1209. }
  1210. /* interface format */
  1211. format &= ~TWL4030_AIF_FORMAT;
  1212. switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
  1213. case SND_SOC_DAIFMT_I2S:
  1214. format |= TWL4030_AIF_FORMAT_CODEC;
  1215. break;
  1216. default:
  1217. return -EINVAL;
  1218. }
  1219. if (format != old_format) {
  1220. /* clear CODECPDZ before changing format (codec requirement) */
  1221. twl4030_codec_enable(codec, 0);
  1222. /* change format */
  1223. twl4030_write(codec, TWL4030_REG_AUDIO_IF, format);
  1224. /* set CODECPDZ afterwards */
  1225. twl4030_codec_enable(codec, 1);
  1226. }
  1227. return 0;
  1228. }
  1229. #define TWL4030_RATES (SNDRV_PCM_RATE_8000_48000)
  1230. #define TWL4030_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FORMAT_S24_LE)
  1231. static struct snd_soc_dai_ops twl4030_dai_ops = {
  1232. .startup = twl4030_startup,
  1233. .shutdown = twl4030_shutdown,
  1234. .hw_params = twl4030_hw_params,
  1235. .set_sysclk = twl4030_set_dai_sysclk,
  1236. .set_fmt = twl4030_set_dai_fmt,
  1237. };
  1238. struct snd_soc_dai twl4030_dai = {
  1239. .name = "twl4030",
  1240. .playback = {
  1241. .stream_name = "Playback",
  1242. .channels_min = 2,
  1243. .channels_max = 2,
  1244. .rates = TWL4030_RATES | SNDRV_PCM_RATE_96000,
  1245. .formats = TWL4030_FORMATS,},
  1246. .capture = {
  1247. .stream_name = "Capture",
  1248. .channels_min = 2,
  1249. .channels_max = 2,
  1250. .rates = TWL4030_RATES,
  1251. .formats = TWL4030_FORMATS,},
  1252. .ops = &twl4030_dai_ops,
  1253. };
  1254. EXPORT_SYMBOL_GPL(twl4030_dai);
  1255. static int twl4030_suspend(struct platform_device *pdev, pm_message_t state)
  1256. {
  1257. struct snd_soc_device *socdev = platform_get_drvdata(pdev);
  1258. struct snd_soc_codec *codec = socdev->card->codec;
  1259. twl4030_set_bias_level(codec, SND_SOC_BIAS_OFF);
  1260. return 0;
  1261. }
  1262. static int twl4030_resume(struct platform_device *pdev)
  1263. {
  1264. struct snd_soc_device *socdev = platform_get_drvdata(pdev);
  1265. struct snd_soc_codec *codec = socdev->card->codec;
  1266. twl4030_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
  1267. twl4030_set_bias_level(codec, codec->suspend_bias_level);
  1268. return 0;
  1269. }
  1270. /*
  1271. * initialize the driver
  1272. * register the mixer and dsp interfaces with the kernel
  1273. */
  1274. static int twl4030_init(struct snd_soc_device *socdev)
  1275. {
  1276. struct snd_soc_codec *codec = socdev->card->codec;
  1277. int ret = 0;
  1278. printk(KERN_INFO "TWL4030 Audio Codec init \n");
  1279. codec->name = "twl4030";
  1280. codec->owner = THIS_MODULE;
  1281. codec->read = twl4030_read_reg_cache;
  1282. codec->write = twl4030_write;
  1283. codec->set_bias_level = twl4030_set_bias_level;
  1284. codec->dai = &twl4030_dai;
  1285. codec->num_dai = 1;
  1286. codec->reg_cache_size = sizeof(twl4030_reg);
  1287. codec->reg_cache = kmemdup(twl4030_reg, sizeof(twl4030_reg),
  1288. GFP_KERNEL);
  1289. if (codec->reg_cache == NULL)
  1290. return -ENOMEM;
  1291. /* register pcms */
  1292. ret = snd_soc_new_pcms(socdev, SNDRV_DEFAULT_IDX1, SNDRV_DEFAULT_STR1);
  1293. if (ret < 0) {
  1294. printk(KERN_ERR "twl4030: failed to create pcms\n");
  1295. goto pcm_err;
  1296. }
  1297. twl4030_init_chip(codec);
  1298. /* power on device */
  1299. twl4030_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
  1300. snd_soc_add_controls(codec, twl4030_snd_controls,
  1301. ARRAY_SIZE(twl4030_snd_controls));
  1302. twl4030_add_widgets(codec);
  1303. ret = snd_soc_init_card(socdev);
  1304. if (ret < 0) {
  1305. printk(KERN_ERR "twl4030: failed to register card\n");
  1306. goto card_err;
  1307. }
  1308. return ret;
  1309. card_err:
  1310. snd_soc_free_pcms(socdev);
  1311. snd_soc_dapm_free(socdev);
  1312. pcm_err:
  1313. kfree(codec->reg_cache);
  1314. return ret;
  1315. }
  1316. static struct snd_soc_device *twl4030_socdev;
  1317. static int twl4030_probe(struct platform_device *pdev)
  1318. {
  1319. struct snd_soc_device *socdev = platform_get_drvdata(pdev);
  1320. struct snd_soc_codec *codec;
  1321. struct twl4030_priv *twl4030;
  1322. codec = kzalloc(sizeof(struct snd_soc_codec), GFP_KERNEL);
  1323. if (codec == NULL)
  1324. return -ENOMEM;
  1325. twl4030 = kzalloc(sizeof(struct twl4030_priv), GFP_KERNEL);
  1326. if (twl4030 == NULL) {
  1327. kfree(codec);
  1328. return -ENOMEM;
  1329. }
  1330. codec->private_data = twl4030;
  1331. socdev->card->codec = codec;
  1332. mutex_init(&codec->mutex);
  1333. INIT_LIST_HEAD(&codec->dapm_widgets);
  1334. INIT_LIST_HEAD(&codec->dapm_paths);
  1335. twl4030_socdev = socdev;
  1336. twl4030_init(socdev);
  1337. return 0;
  1338. }
  1339. static int twl4030_remove(struct platform_device *pdev)
  1340. {
  1341. struct snd_soc_device *socdev = platform_get_drvdata(pdev);
  1342. struct snd_soc_codec *codec = socdev->card->codec;
  1343. printk(KERN_INFO "TWL4030 Audio Codec remove\n");
  1344. twl4030_set_bias_level(codec, SND_SOC_BIAS_OFF);
  1345. snd_soc_free_pcms(socdev);
  1346. snd_soc_dapm_free(socdev);
  1347. kfree(codec->private_data);
  1348. kfree(codec);
  1349. return 0;
  1350. }
  1351. struct snd_soc_codec_device soc_codec_dev_twl4030 = {
  1352. .probe = twl4030_probe,
  1353. .remove = twl4030_remove,
  1354. .suspend = twl4030_suspend,
  1355. .resume = twl4030_resume,
  1356. };
  1357. EXPORT_SYMBOL_GPL(soc_codec_dev_twl4030);
  1358. static int __init twl4030_modinit(void)
  1359. {
  1360. return snd_soc_register_dai(&twl4030_dai);
  1361. }
  1362. module_init(twl4030_modinit);
  1363. static void __exit twl4030_exit(void)
  1364. {
  1365. snd_soc_unregister_dai(&twl4030_dai);
  1366. }
  1367. module_exit(twl4030_exit);
  1368. MODULE_DESCRIPTION("ASoC TWL4030 codec driver");
  1369. MODULE_AUTHOR("Steve Sakoman");
  1370. MODULE_LICENSE("GPL");