emufx.c 99 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748
  1. /*
  2. * Copyright (c) by Jaroslav Kysela <perex@perex.cz>
  3. * Creative Labs, Inc.
  4. * Routines for effect processor FX8010
  5. *
  6. * Copyright (c) by James Courtier-Dutton <James@superbug.co.uk>
  7. * Added EMU 1010 support.
  8. *
  9. * BUGS:
  10. * --
  11. *
  12. * TODO:
  13. * --
  14. *
  15. * This program is free software; you can redistribute it and/or modify
  16. * it under the terms of the GNU General Public License as published by
  17. * the Free Software Foundation; either version 2 of the License, or
  18. * (at your option) any later version.
  19. *
  20. * This program is distributed in the hope that it will be useful,
  21. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  22. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  23. * GNU General Public License for more details.
  24. *
  25. * You should have received a copy of the GNU General Public License
  26. * along with this program; if not, write to the Free Software
  27. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  28. *
  29. */
  30. #include <linux/pci.h>
  31. #include <linux/capability.h>
  32. #include <linux/delay.h>
  33. #include <linux/slab.h>
  34. #include <linux/vmalloc.h>
  35. #include <linux/init.h>
  36. #include <linux/mutex.h>
  37. #include <sound/core.h>
  38. #include <sound/tlv.h>
  39. #include <sound/emu10k1.h>
  40. #if 0 /* for testing purposes - digital out -> capture */
  41. #define EMU10K1_CAPTURE_DIGITAL_OUT
  42. #endif
  43. #if 0 /* for testing purposes - set S/PDIF to AC3 output */
  44. #define EMU10K1_SET_AC3_IEC958
  45. #endif
  46. #if 0 /* for testing purposes - feed the front signal to Center/LFE outputs */
  47. #define EMU10K1_CENTER_LFE_FROM_FRONT
  48. #endif
  49. /*
  50. * Tables
  51. */
  52. static char *fxbuses[16] = {
  53. /* 0x00 */ "PCM Left",
  54. /* 0x01 */ "PCM Right",
  55. /* 0x02 */ "PCM Surround Left",
  56. /* 0x03 */ "PCM Surround Right",
  57. /* 0x04 */ "MIDI Left",
  58. /* 0x05 */ "MIDI Right",
  59. /* 0x06 */ "Center",
  60. /* 0x07 */ "LFE",
  61. /* 0x08 */ NULL,
  62. /* 0x09 */ NULL,
  63. /* 0x0a */ NULL,
  64. /* 0x0b */ NULL,
  65. /* 0x0c */ "MIDI Reverb",
  66. /* 0x0d */ "MIDI Chorus",
  67. /* 0x0e */ NULL,
  68. /* 0x0f */ NULL
  69. };
  70. static char *creative_ins[16] = {
  71. /* 0x00 */ "AC97 Left",
  72. /* 0x01 */ "AC97 Right",
  73. /* 0x02 */ "TTL IEC958 Left",
  74. /* 0x03 */ "TTL IEC958 Right",
  75. /* 0x04 */ "Zoom Video Left",
  76. /* 0x05 */ "Zoom Video Right",
  77. /* 0x06 */ "Optical IEC958 Left",
  78. /* 0x07 */ "Optical IEC958 Right",
  79. /* 0x08 */ "Line/Mic 1 Left",
  80. /* 0x09 */ "Line/Mic 1 Right",
  81. /* 0x0a */ "Coaxial IEC958 Left",
  82. /* 0x0b */ "Coaxial IEC958 Right",
  83. /* 0x0c */ "Line/Mic 2 Left",
  84. /* 0x0d */ "Line/Mic 2 Right",
  85. /* 0x0e */ NULL,
  86. /* 0x0f */ NULL
  87. };
  88. static char *audigy_ins[16] = {
  89. /* 0x00 */ "AC97 Left",
  90. /* 0x01 */ "AC97 Right",
  91. /* 0x02 */ "Audigy CD Left",
  92. /* 0x03 */ "Audigy CD Right",
  93. /* 0x04 */ "Optical IEC958 Left",
  94. /* 0x05 */ "Optical IEC958 Right",
  95. /* 0x06 */ NULL,
  96. /* 0x07 */ NULL,
  97. /* 0x08 */ "Line/Mic 2 Left",
  98. /* 0x09 */ "Line/Mic 2 Right",
  99. /* 0x0a */ "SPDIF Left",
  100. /* 0x0b */ "SPDIF Right",
  101. /* 0x0c */ "Aux2 Left",
  102. /* 0x0d */ "Aux2 Right",
  103. /* 0x0e */ NULL,
  104. /* 0x0f */ NULL
  105. };
  106. static char *creative_outs[32] = {
  107. /* 0x00 */ "AC97 Left",
  108. /* 0x01 */ "AC97 Right",
  109. /* 0x02 */ "Optical IEC958 Left",
  110. /* 0x03 */ "Optical IEC958 Right",
  111. /* 0x04 */ "Center",
  112. /* 0x05 */ "LFE",
  113. /* 0x06 */ "Headphone Left",
  114. /* 0x07 */ "Headphone Right",
  115. /* 0x08 */ "Surround Left",
  116. /* 0x09 */ "Surround Right",
  117. /* 0x0a */ "PCM Capture Left",
  118. /* 0x0b */ "PCM Capture Right",
  119. /* 0x0c */ "MIC Capture",
  120. /* 0x0d */ "AC97 Surround Left",
  121. /* 0x0e */ "AC97 Surround Right",
  122. /* 0x0f */ NULL,
  123. /* 0x10 */ NULL,
  124. /* 0x11 */ "Analog Center",
  125. /* 0x12 */ "Analog LFE",
  126. /* 0x13 */ NULL,
  127. /* 0x14 */ NULL,
  128. /* 0x15 */ NULL,
  129. /* 0x16 */ NULL,
  130. /* 0x17 */ NULL,
  131. /* 0x18 */ NULL,
  132. /* 0x19 */ NULL,
  133. /* 0x1a */ NULL,
  134. /* 0x1b */ NULL,
  135. /* 0x1c */ NULL,
  136. /* 0x1d */ NULL,
  137. /* 0x1e */ NULL,
  138. /* 0x1f */ NULL,
  139. };
  140. static char *audigy_outs[32] = {
  141. /* 0x00 */ "Digital Front Left",
  142. /* 0x01 */ "Digital Front Right",
  143. /* 0x02 */ "Digital Center",
  144. /* 0x03 */ "Digital LEF",
  145. /* 0x04 */ "Headphone Left",
  146. /* 0x05 */ "Headphone Right",
  147. /* 0x06 */ "Digital Rear Left",
  148. /* 0x07 */ "Digital Rear Right",
  149. /* 0x08 */ "Front Left",
  150. /* 0x09 */ "Front Right",
  151. /* 0x0a */ "Center",
  152. /* 0x0b */ "LFE",
  153. /* 0x0c */ NULL,
  154. /* 0x0d */ NULL,
  155. /* 0x0e */ "Rear Left",
  156. /* 0x0f */ "Rear Right",
  157. /* 0x10 */ "AC97 Front Left",
  158. /* 0x11 */ "AC97 Front Right",
  159. /* 0x12 */ "ADC Caputre Left",
  160. /* 0x13 */ "ADC Capture Right",
  161. /* 0x14 */ NULL,
  162. /* 0x15 */ NULL,
  163. /* 0x16 */ NULL,
  164. /* 0x17 */ NULL,
  165. /* 0x18 */ NULL,
  166. /* 0x19 */ NULL,
  167. /* 0x1a */ NULL,
  168. /* 0x1b */ NULL,
  169. /* 0x1c */ NULL,
  170. /* 0x1d */ NULL,
  171. /* 0x1e */ NULL,
  172. /* 0x1f */ NULL,
  173. };
  174. static const u32 bass_table[41][5] = {
  175. { 0x3e4f844f, 0x84ed4cc3, 0x3cc69927, 0x7b03553a, 0xc4da8486 },
  176. { 0x3e69a17a, 0x84c280fb, 0x3cd77cd4, 0x7b2f2a6f, 0xc4b08d1d },
  177. { 0x3e82ff42, 0x849991d5, 0x3ce7466b, 0x7b5917c6, 0xc48863ee },
  178. { 0x3e9bab3c, 0x847267f0, 0x3cf5ffe8, 0x7b813560, 0xc461f22c },
  179. { 0x3eb3b275, 0x844ced29, 0x3d03b295, 0x7ba79a1c, 0xc43d223b },
  180. { 0x3ecb2174, 0x84290c8b, 0x3d106714, 0x7bcc5ba3, 0xc419dfa5 },
  181. { 0x3ee2044b, 0x8406b244, 0x3d1c2561, 0x7bef8e77, 0xc3f8170f },
  182. { 0x3ef86698, 0x83e5cb96, 0x3d26f4d8, 0x7c114600, 0xc3d7b625 },
  183. { 0x3f0e5390, 0x83c646c9, 0x3d30dc39, 0x7c319498, 0xc3b8ab97 },
  184. { 0x3f23d60b, 0x83a81321, 0x3d39e1af, 0x7c508b9c, 0xc39ae704 },
  185. { 0x3f38f884, 0x838b20d2, 0x3d420ad2, 0x7c6e3b75, 0xc37e58f1 },
  186. { 0x3f4dc52c, 0x836f60ef, 0x3d495cab, 0x7c8ab3a6, 0xc362f2be },
  187. { 0x3f6245e8, 0x8354c565, 0x3d4fdbb8, 0x7ca602d6, 0xc348a69b },
  188. { 0x3f76845f, 0x833b40ec, 0x3d558bf0, 0x7cc036df, 0xc32f677c },
  189. { 0x3f8a8a03, 0x8322c6fb, 0x3d5a70c4, 0x7cd95cd7, 0xc317290b },
  190. { 0x3f9e6014, 0x830b4bc3, 0x3d5e8d25, 0x7cf1811a, 0xc2ffdfa5 },
  191. { 0x3fb20fae, 0x82f4c420, 0x3d61e37f, 0x7d08af56, 0xc2e9804a },
  192. { 0x3fc5a1cc, 0x82df2592, 0x3d6475c3, 0x7d1ef294, 0xc2d40096 },
  193. { 0x3fd91f55, 0x82ca6632, 0x3d664564, 0x7d345541, 0xc2bf56b9 },
  194. { 0x3fec9120, 0x82b67cac, 0x3d675356, 0x7d48e138, 0xc2ab796e },
  195. { 0x40000000, 0x82a36037, 0x3d67a012, 0x7d5c9fc9, 0xc2985fee },
  196. { 0x401374c7, 0x8291088a, 0x3d672b93, 0x7d6f99c3, 0xc28601f2 },
  197. { 0x4026f857, 0x827f6dd7, 0x3d65f559, 0x7d81d77c, 0xc27457a3 },
  198. { 0x403a939f, 0x826e88c5, 0x3d63fc63, 0x7d9360d4, 0xc2635996 },
  199. { 0x404e4faf, 0x825e5266, 0x3d613f32, 0x7da43d42, 0xc25300c6 },
  200. { 0x406235ba, 0x824ec434, 0x3d5dbbc3, 0x7db473d7, 0xc243468e },
  201. { 0x40764f1f, 0x823fd80c, 0x3d596f8f, 0x7dc40b44, 0xc23424a2 },
  202. { 0x408aa576, 0x82318824, 0x3d545787, 0x7dd309e2, 0xc2259509 },
  203. { 0x409f4296, 0x8223cf0b, 0x3d4e7012, 0x7de175b5, 0xc2179218 },
  204. { 0x40b430a0, 0x8216a7a1, 0x3d47b505, 0x7def5475, 0xc20a1670 },
  205. { 0x40c97a0a, 0x820a0d12, 0x3d4021a1, 0x7dfcab8d, 0xc1fd1cf5 },
  206. { 0x40df29a6, 0x81fdfad6, 0x3d37b08d, 0x7e098028, 0xc1f0a0ca },
  207. { 0x40f54ab1, 0x81f26ca9, 0x3d2e5bd1, 0x7e15d72b, 0xc1e49d52 },
  208. { 0x410be8da, 0x81e75e89, 0x3d241cce, 0x7e21b544, 0xc1d90e24 },
  209. { 0x41231051, 0x81dcccb3, 0x3d18ec37, 0x7e2d1ee6, 0xc1cdef10 },
  210. { 0x413acdd0, 0x81d2b39e, 0x3d0cc20a, 0x7e38184e, 0xc1c33c13 },
  211. { 0x41532ea7, 0x81c90ffb, 0x3cff9585, 0x7e42a58b, 0xc1b8f15a },
  212. { 0x416c40cd, 0x81bfdeb2, 0x3cf15d21, 0x7e4cca7c, 0xc1af0b3f },
  213. { 0x418612ea, 0x81b71cdc, 0x3ce20e85, 0x7e568ad3, 0xc1a58640 },
  214. { 0x41a0b465, 0x81aec7c5, 0x3cd19e7c, 0x7e5fea1e, 0xc19c5f03 },
  215. { 0x41bc3573, 0x81a6dcea, 0x3cc000e9, 0x7e68ebc2, 0xc1939250 }
  216. };
  217. static const u32 treble_table[41][5] = {
  218. { 0x0125cba9, 0xfed5debd, 0x00599b6c, 0x0d2506da, 0xfa85b354 },
  219. { 0x0142f67e, 0xfeb03163, 0x0066cd0f, 0x0d14c69d, 0xfa914473 },
  220. { 0x016328bd, 0xfe860158, 0x0075b7f2, 0x0d03eb27, 0xfa9d32d2 },
  221. { 0x0186b438, 0xfe56c982, 0x00869234, 0x0cf27048, 0xfaa97fca },
  222. { 0x01adf358, 0xfe21f5fe, 0x00999842, 0x0ce051c2, 0xfab62ca5 },
  223. { 0x01d949fa, 0xfde6e287, 0x00af0d8d, 0x0ccd8b4a, 0xfac33aa7 },
  224. { 0x02092669, 0xfda4d8bf, 0x00c73d4c, 0x0cba1884, 0xfad0ab07 },
  225. { 0x023e0268, 0xfd5b0e4a, 0x00e27b54, 0x0ca5f509, 0xfade7ef2 },
  226. { 0x0278645c, 0xfd08a2b0, 0x01012509, 0x0c911c63, 0xfaecb788 },
  227. { 0x02b8e091, 0xfcac9d1a, 0x0123a262, 0x0c7b8a14, 0xfafb55df },
  228. { 0x03001a9a, 0xfc45e9ce, 0x014a6709, 0x0c65398f, 0xfb0a5aff },
  229. { 0x034ec6d7, 0xfbd3576b, 0x0175f397, 0x0c4e2643, 0xfb19c7e4 },
  230. { 0x03a5ac15, 0xfb5393ee, 0x01a6d6ed, 0x0c364b94, 0xfb299d7c },
  231. { 0x0405a562, 0xfac52968, 0x01ddafae, 0x0c1da4e2, 0xfb39dca5 },
  232. { 0x046fa3fe, 0xfa267a66, 0x021b2ddd, 0x0c042d8d, 0xfb4a8631 },
  233. { 0x04e4b17f, 0xf975be0f, 0x0260149f, 0x0be9e0f2, 0xfb5b9ae0 },
  234. { 0x0565f220, 0xf8b0fbe5, 0x02ad3c29, 0x0bceba73, 0xfb6d1b60 },
  235. { 0x05f4a745, 0xf7d60722, 0x030393d4, 0x0bb2b578, 0xfb7f084d },
  236. { 0x06923236, 0xf6e279bd, 0x03642465, 0x0b95cd75, 0xfb916233 },
  237. { 0x07401713, 0xf5d3aef9, 0x03d01283, 0x0b77fded, 0xfba42984 },
  238. { 0x08000000, 0xf4a6bd88, 0x0448a161, 0x0b594278, 0xfbb75e9f },
  239. { 0x08d3c097, 0xf3587131, 0x04cf35a4, 0x0b3996c9, 0xfbcb01cb },
  240. { 0x09bd59a2, 0xf1e543f9, 0x05655880, 0x0b18f6b2, 0xfbdf1333 },
  241. { 0x0abefd0f, 0xf04956ca, 0x060cbb12, 0x0af75e2c, 0xfbf392e8 },
  242. { 0x0bdb123e, 0xee806984, 0x06c739fe, 0x0ad4c962, 0xfc0880dd },
  243. { 0x0d143a94, 0xec85d287, 0x0796e150, 0x0ab134b0, 0xfc1ddce5 },
  244. { 0x0e6d5664, 0xea547598, 0x087df0a0, 0x0a8c9cb6, 0xfc33a6ad },
  245. { 0x0fe98a2a, 0xe7e6ba35, 0x097edf83, 0x0a66fe5b, 0xfc49ddc2 },
  246. { 0x118c4421, 0xe536813a, 0x0a9c6248, 0x0a4056d7, 0xfc608185 },
  247. { 0x1359422e, 0xe23d19eb, 0x0bd96efb, 0x0a18a3bf, 0xfc77912c },
  248. { 0x1554982b, 0xdef33645, 0x0d3942bd, 0x09efe312, 0xfc8f0bc1 },
  249. { 0x1782b68a, 0xdb50deb1, 0x0ebf676d, 0x09c6133f, 0xfca6f019 },
  250. { 0x19e8715d, 0xd74d64fd, 0x106fb999, 0x099b3337, 0xfcbf3cd6 },
  251. { 0x1c8b07b8, 0xd2df56ab, 0x124e6ec8, 0x096f4274, 0xfcd7f060 },
  252. { 0x1f702b6d, 0xcdfc6e92, 0x14601c10, 0x0942410b, 0xfcf108e5 },
  253. { 0x229e0933, 0xc89985cd, 0x16a9bcfa, 0x09142fb5, 0xfd0a8451 },
  254. { 0x261b5118, 0xc2aa8409, 0x1930bab6, 0x08e50fdc, 0xfd24604d },
  255. { 0x29ef3f5d, 0xbc224f28, 0x1bfaf396, 0x08b4e3aa, 0xfd3e9a3b },
  256. { 0x2e21a59b, 0xb4f2ba46, 0x1f0ec2d6, 0x0883ae15, 0xfd592f33 },
  257. { 0x32baf44b, 0xad0c7429, 0x227308a3, 0x085172eb, 0xfd741bfd },
  258. { 0x37c4448b, 0xa45ef51d, 0x262f3267, 0x081e36dc, 0xfd8f5d14 }
  259. };
  260. /* dB gain = (float) 20 * log10( float(db_table_value) / 0x8000000 ) */
  261. static const u32 db_table[101] = {
  262. 0x00000000, 0x01571f82, 0x01674b41, 0x01783a1b, 0x0189f540,
  263. 0x019c8651, 0x01aff763, 0x01c45306, 0x01d9a446, 0x01eff6b8,
  264. 0x0207567a, 0x021fd03d, 0x0239714c, 0x02544792, 0x027061a1,
  265. 0x028dcebb, 0x02ac9edc, 0x02cce2bf, 0x02eeabe8, 0x03120cb0,
  266. 0x0337184e, 0x035de2df, 0x03868173, 0x03b10a18, 0x03dd93e9,
  267. 0x040c3713, 0x043d0cea, 0x04702ff3, 0x04a5bbf2, 0x04ddcdfb,
  268. 0x0518847f, 0x0555ff62, 0x05966005, 0x05d9c95d, 0x06206005,
  269. 0x066a4a52, 0x06b7b067, 0x0708bc4c, 0x075d9a01, 0x07b6779d,
  270. 0x08138561, 0x0874f5d5, 0x08dafde1, 0x0945d4ed, 0x09b5b4fd,
  271. 0x0a2adad1, 0x0aa58605, 0x0b25f936, 0x0bac7a24, 0x0c3951d8,
  272. 0x0ccccccc, 0x0d673b17, 0x0e08f093, 0x0eb24510, 0x0f639481,
  273. 0x101d3f2d, 0x10dfa9e6, 0x11ab3e3f, 0x12806ac3, 0x135fa333,
  274. 0x144960c5, 0x153e2266, 0x163e6cfe, 0x174acbb7, 0x1863d04d,
  275. 0x198a1357, 0x1abe349f, 0x1c00db77, 0x1d52b712, 0x1eb47ee6,
  276. 0x2026f30f, 0x21aadcb6, 0x23410e7e, 0x24ea64f9, 0x26a7c71d,
  277. 0x287a26c4, 0x2a62812c, 0x2c61df84, 0x2e795779, 0x30aa0bcf,
  278. 0x32f52cfe, 0x355bf9d8, 0x37dfc033, 0x3a81dda4, 0x3d43c038,
  279. 0x4026e73c, 0x432ce40f, 0x46575af8, 0x49a8040f, 0x4d20ac2a,
  280. 0x50c335d3, 0x54919a57, 0x588dead1, 0x5cba514a, 0x611911ea,
  281. 0x65ac8c2f, 0x6a773c39, 0x6f7bbc23, 0x74bcc56c, 0x7a3d3272,
  282. 0x7fffffff,
  283. };
  284. /* EMU10k1/EMU10k2 DSP control db gain */
  285. static const DECLARE_TLV_DB_SCALE(snd_emu10k1_db_scale1, -4000, 40, 1);
  286. static const u32 onoff_table[2] = {
  287. 0x00000000, 0x00000001
  288. };
  289. /*
  290. */
  291. static inline mm_segment_t snd_enter_user(void)
  292. {
  293. mm_segment_t fs = get_fs();
  294. set_fs(get_ds());
  295. return fs;
  296. }
  297. static inline void snd_leave_user(mm_segment_t fs)
  298. {
  299. set_fs(fs);
  300. }
  301. /*
  302. * controls
  303. */
  304. static int snd_emu10k1_gpr_ctl_info(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo)
  305. {
  306. struct snd_emu10k1_fx8010_ctl *ctl =
  307. (struct snd_emu10k1_fx8010_ctl *) kcontrol->private_value;
  308. if (ctl->min == 0 && ctl->max == 1)
  309. uinfo->type = SNDRV_CTL_ELEM_TYPE_BOOLEAN;
  310. else
  311. uinfo->type = SNDRV_CTL_ELEM_TYPE_INTEGER;
  312. uinfo->count = ctl->vcount;
  313. uinfo->value.integer.min = ctl->min;
  314. uinfo->value.integer.max = ctl->max;
  315. return 0;
  316. }
  317. static int snd_emu10k1_gpr_ctl_get(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
  318. {
  319. struct snd_emu10k1 *emu = snd_kcontrol_chip(kcontrol);
  320. struct snd_emu10k1_fx8010_ctl *ctl =
  321. (struct snd_emu10k1_fx8010_ctl *) kcontrol->private_value;
  322. unsigned long flags;
  323. unsigned int i;
  324. spin_lock_irqsave(&emu->reg_lock, flags);
  325. for (i = 0; i < ctl->vcount; i++)
  326. ucontrol->value.integer.value[i] = ctl->value[i];
  327. spin_unlock_irqrestore(&emu->reg_lock, flags);
  328. return 0;
  329. }
  330. static int snd_emu10k1_gpr_ctl_put(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
  331. {
  332. struct snd_emu10k1 *emu = snd_kcontrol_chip(kcontrol);
  333. struct snd_emu10k1_fx8010_ctl *ctl =
  334. (struct snd_emu10k1_fx8010_ctl *) kcontrol->private_value;
  335. unsigned long flags;
  336. unsigned int nval, val;
  337. unsigned int i, j;
  338. int change = 0;
  339. spin_lock_irqsave(&emu->reg_lock, flags);
  340. for (i = 0; i < ctl->vcount; i++) {
  341. nval = ucontrol->value.integer.value[i];
  342. if (nval < ctl->min)
  343. nval = ctl->min;
  344. if (nval > ctl->max)
  345. nval = ctl->max;
  346. if (nval != ctl->value[i])
  347. change = 1;
  348. val = ctl->value[i] = nval;
  349. switch (ctl->translation) {
  350. case EMU10K1_GPR_TRANSLATION_NONE:
  351. snd_emu10k1_ptr_write(emu, emu->gpr_base + ctl->gpr[i], 0, val);
  352. break;
  353. case EMU10K1_GPR_TRANSLATION_TABLE100:
  354. snd_emu10k1_ptr_write(emu, emu->gpr_base + ctl->gpr[i], 0, db_table[val]);
  355. break;
  356. case EMU10K1_GPR_TRANSLATION_BASS:
  357. if ((ctl->count % 5) != 0 || (ctl->count / 5) != ctl->vcount) {
  358. change = -EIO;
  359. goto __error;
  360. }
  361. for (j = 0; j < 5; j++)
  362. snd_emu10k1_ptr_write(emu, emu->gpr_base + ctl->gpr[j * ctl->vcount + i], 0, bass_table[val][j]);
  363. break;
  364. case EMU10K1_GPR_TRANSLATION_TREBLE:
  365. if ((ctl->count % 5) != 0 || (ctl->count / 5) != ctl->vcount) {
  366. change = -EIO;
  367. goto __error;
  368. }
  369. for (j = 0; j < 5; j++)
  370. snd_emu10k1_ptr_write(emu, emu->gpr_base + ctl->gpr[j * ctl->vcount + i], 0, treble_table[val][j]);
  371. break;
  372. case EMU10K1_GPR_TRANSLATION_ONOFF:
  373. snd_emu10k1_ptr_write(emu, emu->gpr_base + ctl->gpr[i], 0, onoff_table[val]);
  374. break;
  375. }
  376. }
  377. __error:
  378. spin_unlock_irqrestore(&emu->reg_lock, flags);
  379. return change;
  380. }
  381. /*
  382. * Interrupt handler
  383. */
  384. static void snd_emu10k1_fx8010_interrupt(struct snd_emu10k1 *emu)
  385. {
  386. struct snd_emu10k1_fx8010_irq *irq, *nirq;
  387. irq = emu->fx8010.irq_handlers;
  388. while (irq) {
  389. nirq = irq->next; /* irq ptr can be removed from list */
  390. if (snd_emu10k1_ptr_read(emu, emu->gpr_base + irq->gpr_running, 0) & 0xffff0000) {
  391. if (irq->handler)
  392. irq->handler(emu, irq->private_data);
  393. snd_emu10k1_ptr_write(emu, emu->gpr_base + irq->gpr_running, 0, 1);
  394. }
  395. irq = nirq;
  396. }
  397. }
  398. int snd_emu10k1_fx8010_register_irq_handler(struct snd_emu10k1 *emu,
  399. snd_fx8010_irq_handler_t *handler,
  400. unsigned char gpr_running,
  401. void *private_data,
  402. struct snd_emu10k1_fx8010_irq **r_irq)
  403. {
  404. struct snd_emu10k1_fx8010_irq *irq;
  405. unsigned long flags;
  406. irq = kmalloc(sizeof(*irq), GFP_ATOMIC);
  407. if (irq == NULL)
  408. return -ENOMEM;
  409. irq->handler = handler;
  410. irq->gpr_running = gpr_running;
  411. irq->private_data = private_data;
  412. irq->next = NULL;
  413. spin_lock_irqsave(&emu->fx8010.irq_lock, flags);
  414. if (emu->fx8010.irq_handlers == NULL) {
  415. emu->fx8010.irq_handlers = irq;
  416. emu->dsp_interrupt = snd_emu10k1_fx8010_interrupt;
  417. snd_emu10k1_intr_enable(emu, INTE_FXDSPENABLE);
  418. } else {
  419. irq->next = emu->fx8010.irq_handlers;
  420. emu->fx8010.irq_handlers = irq;
  421. }
  422. spin_unlock_irqrestore(&emu->fx8010.irq_lock, flags);
  423. if (r_irq)
  424. *r_irq = irq;
  425. return 0;
  426. }
  427. int snd_emu10k1_fx8010_unregister_irq_handler(struct snd_emu10k1 *emu,
  428. struct snd_emu10k1_fx8010_irq *irq)
  429. {
  430. struct snd_emu10k1_fx8010_irq *tmp;
  431. unsigned long flags;
  432. spin_lock_irqsave(&emu->fx8010.irq_lock, flags);
  433. if ((tmp = emu->fx8010.irq_handlers) == irq) {
  434. emu->fx8010.irq_handlers = tmp->next;
  435. if (emu->fx8010.irq_handlers == NULL) {
  436. snd_emu10k1_intr_disable(emu, INTE_FXDSPENABLE);
  437. emu->dsp_interrupt = NULL;
  438. }
  439. } else {
  440. while (tmp && tmp->next != irq)
  441. tmp = tmp->next;
  442. if (tmp)
  443. tmp->next = tmp->next->next;
  444. }
  445. spin_unlock_irqrestore(&emu->fx8010.irq_lock, flags);
  446. kfree(irq);
  447. return 0;
  448. }
  449. /*************************************************************************
  450. * EMU10K1 effect manager
  451. *************************************************************************/
  452. static void snd_emu10k1_write_op(struct snd_emu10k1_fx8010_code *icode,
  453. unsigned int *ptr,
  454. u32 op, u32 r, u32 a, u32 x, u32 y)
  455. {
  456. u_int32_t *code;
  457. if (snd_BUG_ON(*ptr >= 512))
  458. return;
  459. code = (u_int32_t __force *)icode->code + (*ptr) * 2;
  460. set_bit(*ptr, icode->code_valid);
  461. code[0] = ((x & 0x3ff) << 10) | (y & 0x3ff);
  462. code[1] = ((op & 0x0f) << 20) | ((r & 0x3ff) << 10) | (a & 0x3ff);
  463. (*ptr)++;
  464. }
  465. #define OP(icode, ptr, op, r, a, x, y) \
  466. snd_emu10k1_write_op(icode, ptr, op, r, a, x, y)
  467. static void snd_emu10k1_audigy_write_op(struct snd_emu10k1_fx8010_code *icode,
  468. unsigned int *ptr,
  469. u32 op, u32 r, u32 a, u32 x, u32 y)
  470. {
  471. u_int32_t *code;
  472. if (snd_BUG_ON(*ptr >= 1024))
  473. return;
  474. code = (u_int32_t __force *)icode->code + (*ptr) * 2;
  475. set_bit(*ptr, icode->code_valid);
  476. code[0] = ((x & 0x7ff) << 12) | (y & 0x7ff);
  477. code[1] = ((op & 0x0f) << 24) | ((r & 0x7ff) << 12) | (a & 0x7ff);
  478. (*ptr)++;
  479. }
  480. #define A_OP(icode, ptr, op, r, a, x, y) \
  481. snd_emu10k1_audigy_write_op(icode, ptr, op, r, a, x, y)
  482. static void snd_emu10k1_efx_write(struct snd_emu10k1 *emu, unsigned int pc, unsigned int data)
  483. {
  484. pc += emu->audigy ? A_MICROCODEBASE : MICROCODEBASE;
  485. snd_emu10k1_ptr_write(emu, pc, 0, data);
  486. }
  487. unsigned int snd_emu10k1_efx_read(struct snd_emu10k1 *emu, unsigned int pc)
  488. {
  489. pc += emu->audigy ? A_MICROCODEBASE : MICROCODEBASE;
  490. return snd_emu10k1_ptr_read(emu, pc, 0);
  491. }
  492. static int snd_emu10k1_gpr_poke(struct snd_emu10k1 *emu,
  493. struct snd_emu10k1_fx8010_code *icode)
  494. {
  495. int gpr;
  496. u32 val;
  497. for (gpr = 0; gpr < (emu->audigy ? 0x200 : 0x100); gpr++) {
  498. if (!test_bit(gpr, icode->gpr_valid))
  499. continue;
  500. if (get_user(val, &icode->gpr_map[gpr]))
  501. return -EFAULT;
  502. snd_emu10k1_ptr_write(emu, emu->gpr_base + gpr, 0, val);
  503. }
  504. return 0;
  505. }
  506. static int snd_emu10k1_gpr_peek(struct snd_emu10k1 *emu,
  507. struct snd_emu10k1_fx8010_code *icode)
  508. {
  509. int gpr;
  510. u32 val;
  511. for (gpr = 0; gpr < (emu->audigy ? 0x200 : 0x100); gpr++) {
  512. set_bit(gpr, icode->gpr_valid);
  513. val = snd_emu10k1_ptr_read(emu, emu->gpr_base + gpr, 0);
  514. if (put_user(val, &icode->gpr_map[gpr]))
  515. return -EFAULT;
  516. }
  517. return 0;
  518. }
  519. static int snd_emu10k1_tram_poke(struct snd_emu10k1 *emu,
  520. struct snd_emu10k1_fx8010_code *icode)
  521. {
  522. int tram;
  523. u32 addr, val;
  524. for (tram = 0; tram < (emu->audigy ? 0x100 : 0xa0); tram++) {
  525. if (!test_bit(tram, icode->tram_valid))
  526. continue;
  527. if (get_user(val, &icode->tram_data_map[tram]) ||
  528. get_user(addr, &icode->tram_addr_map[tram]))
  529. return -EFAULT;
  530. snd_emu10k1_ptr_write(emu, TANKMEMDATAREGBASE + tram, 0, val);
  531. if (!emu->audigy) {
  532. snd_emu10k1_ptr_write(emu, TANKMEMADDRREGBASE + tram, 0, addr);
  533. } else {
  534. snd_emu10k1_ptr_write(emu, TANKMEMADDRREGBASE + tram, 0, addr << 12);
  535. snd_emu10k1_ptr_write(emu, A_TANKMEMCTLREGBASE + tram, 0, addr >> 20);
  536. }
  537. }
  538. return 0;
  539. }
  540. static int snd_emu10k1_tram_peek(struct snd_emu10k1 *emu,
  541. struct snd_emu10k1_fx8010_code *icode)
  542. {
  543. int tram;
  544. u32 val, addr;
  545. memset(icode->tram_valid, 0, sizeof(icode->tram_valid));
  546. for (tram = 0; tram < (emu->audigy ? 0x100 : 0xa0); tram++) {
  547. set_bit(tram, icode->tram_valid);
  548. val = snd_emu10k1_ptr_read(emu, TANKMEMDATAREGBASE + tram, 0);
  549. if (!emu->audigy) {
  550. addr = snd_emu10k1_ptr_read(emu, TANKMEMADDRREGBASE + tram, 0);
  551. } else {
  552. addr = snd_emu10k1_ptr_read(emu, TANKMEMADDRREGBASE + tram, 0) >> 12;
  553. addr |= snd_emu10k1_ptr_read(emu, A_TANKMEMCTLREGBASE + tram, 0) << 20;
  554. }
  555. if (put_user(val, &icode->tram_data_map[tram]) ||
  556. put_user(addr, &icode->tram_addr_map[tram]))
  557. return -EFAULT;
  558. }
  559. return 0;
  560. }
  561. static int snd_emu10k1_code_poke(struct snd_emu10k1 *emu,
  562. struct snd_emu10k1_fx8010_code *icode)
  563. {
  564. u32 pc, lo, hi;
  565. for (pc = 0; pc < (emu->audigy ? 2*1024 : 2*512); pc += 2) {
  566. if (!test_bit(pc / 2, icode->code_valid))
  567. continue;
  568. if (get_user(lo, &icode->code[pc + 0]) ||
  569. get_user(hi, &icode->code[pc + 1]))
  570. return -EFAULT;
  571. snd_emu10k1_efx_write(emu, pc + 0, lo);
  572. snd_emu10k1_efx_write(emu, pc + 1, hi);
  573. }
  574. return 0;
  575. }
  576. static int snd_emu10k1_code_peek(struct snd_emu10k1 *emu,
  577. struct snd_emu10k1_fx8010_code *icode)
  578. {
  579. u32 pc;
  580. memset(icode->code_valid, 0, sizeof(icode->code_valid));
  581. for (pc = 0; pc < (emu->audigy ? 2*1024 : 2*512); pc += 2) {
  582. set_bit(pc / 2, icode->code_valid);
  583. if (put_user(snd_emu10k1_efx_read(emu, pc + 0), &icode->code[pc + 0]))
  584. return -EFAULT;
  585. if (put_user(snd_emu10k1_efx_read(emu, pc + 1), &icode->code[pc + 1]))
  586. return -EFAULT;
  587. }
  588. return 0;
  589. }
  590. static struct snd_emu10k1_fx8010_ctl *
  591. snd_emu10k1_look_for_ctl(struct snd_emu10k1 *emu, struct snd_ctl_elem_id *id)
  592. {
  593. struct snd_emu10k1_fx8010_ctl *ctl;
  594. struct snd_kcontrol *kcontrol;
  595. list_for_each_entry(ctl, &emu->fx8010.gpr_ctl, list) {
  596. kcontrol = ctl->kcontrol;
  597. if (kcontrol->id.iface == id->iface &&
  598. !strcmp(kcontrol->id.name, id->name) &&
  599. kcontrol->id.index == id->index)
  600. return ctl;
  601. }
  602. return NULL;
  603. }
  604. #define MAX_TLV_SIZE 256
  605. static unsigned int *copy_tlv(const unsigned int __user *_tlv)
  606. {
  607. unsigned int data[2];
  608. unsigned int *tlv;
  609. if (!_tlv)
  610. return NULL;
  611. if (copy_from_user(data, _tlv, sizeof(data)))
  612. return NULL;
  613. if (data[1] >= MAX_TLV_SIZE)
  614. return NULL;
  615. tlv = kmalloc(data[1] + sizeof(data), GFP_KERNEL);
  616. if (!tlv)
  617. return NULL;
  618. memcpy(tlv, data, sizeof(data));
  619. if (copy_from_user(tlv + 2, _tlv + 2, data[1])) {
  620. kfree(tlv);
  621. return NULL;
  622. }
  623. return tlv;
  624. }
  625. static int copy_gctl(struct snd_emu10k1 *emu,
  626. struct snd_emu10k1_fx8010_control_gpr *gctl,
  627. struct snd_emu10k1_fx8010_control_gpr __user *_gctl,
  628. int idx)
  629. {
  630. struct snd_emu10k1_fx8010_control_old_gpr __user *octl;
  631. if (emu->support_tlv)
  632. return copy_from_user(gctl, &_gctl[idx], sizeof(*gctl));
  633. octl = (struct snd_emu10k1_fx8010_control_old_gpr __user *)_gctl;
  634. if (copy_from_user(gctl, &octl[idx], sizeof(*octl)))
  635. return -EFAULT;
  636. gctl->tlv = NULL;
  637. return 0;
  638. }
  639. static int copy_gctl_to_user(struct snd_emu10k1 *emu,
  640. struct snd_emu10k1_fx8010_control_gpr __user *_gctl,
  641. struct snd_emu10k1_fx8010_control_gpr *gctl,
  642. int idx)
  643. {
  644. struct snd_emu10k1_fx8010_control_old_gpr __user *octl;
  645. if (emu->support_tlv)
  646. return copy_to_user(&_gctl[idx], gctl, sizeof(*gctl));
  647. octl = (struct snd_emu10k1_fx8010_control_old_gpr __user *)_gctl;
  648. return copy_to_user(&octl[idx], gctl, sizeof(*octl));
  649. }
  650. static int snd_emu10k1_verify_controls(struct snd_emu10k1 *emu,
  651. struct snd_emu10k1_fx8010_code *icode)
  652. {
  653. unsigned int i;
  654. struct snd_ctl_elem_id __user *_id;
  655. struct snd_ctl_elem_id id;
  656. struct snd_emu10k1_fx8010_control_gpr *gctl;
  657. int err;
  658. for (i = 0, _id = icode->gpr_del_controls;
  659. i < icode->gpr_del_control_count; i++, _id++) {
  660. if (copy_from_user(&id, _id, sizeof(id)))
  661. return -EFAULT;
  662. if (snd_emu10k1_look_for_ctl(emu, &id) == NULL)
  663. return -ENOENT;
  664. }
  665. gctl = kmalloc(sizeof(*gctl), GFP_KERNEL);
  666. if (! gctl)
  667. return -ENOMEM;
  668. err = 0;
  669. for (i = 0; i < icode->gpr_add_control_count; i++) {
  670. if (copy_gctl(emu, gctl, icode->gpr_add_controls, i)) {
  671. err = -EFAULT;
  672. goto __error;
  673. }
  674. if (snd_emu10k1_look_for_ctl(emu, &gctl->id))
  675. continue;
  676. down_read(&emu->card->controls_rwsem);
  677. if (snd_ctl_find_id(emu->card, &gctl->id) != NULL) {
  678. up_read(&emu->card->controls_rwsem);
  679. err = -EEXIST;
  680. goto __error;
  681. }
  682. up_read(&emu->card->controls_rwsem);
  683. if (gctl->id.iface != SNDRV_CTL_ELEM_IFACE_MIXER &&
  684. gctl->id.iface != SNDRV_CTL_ELEM_IFACE_PCM) {
  685. err = -EINVAL;
  686. goto __error;
  687. }
  688. }
  689. for (i = 0; i < icode->gpr_list_control_count; i++) {
  690. /* FIXME: we need to check the WRITE access */
  691. if (copy_gctl(emu, gctl, icode->gpr_list_controls, i)) {
  692. err = -EFAULT;
  693. goto __error;
  694. }
  695. }
  696. __error:
  697. kfree(gctl);
  698. return err;
  699. }
  700. static void snd_emu10k1_ctl_private_free(struct snd_kcontrol *kctl)
  701. {
  702. struct snd_emu10k1_fx8010_ctl *ctl;
  703. ctl = (struct snd_emu10k1_fx8010_ctl *) kctl->private_value;
  704. kctl->private_value = 0;
  705. list_del(&ctl->list);
  706. kfree(ctl);
  707. if (kctl->tlv.p)
  708. kfree(kctl->tlv.p);
  709. }
  710. static int snd_emu10k1_add_controls(struct snd_emu10k1 *emu,
  711. struct snd_emu10k1_fx8010_code *icode)
  712. {
  713. unsigned int i, j;
  714. struct snd_emu10k1_fx8010_control_gpr *gctl;
  715. struct snd_emu10k1_fx8010_ctl *ctl, *nctl;
  716. struct snd_kcontrol_new knew;
  717. struct snd_kcontrol *kctl;
  718. struct snd_ctl_elem_value *val;
  719. int err = 0;
  720. val = kmalloc(sizeof(*val), GFP_KERNEL);
  721. gctl = kmalloc(sizeof(*gctl), GFP_KERNEL);
  722. nctl = kmalloc(sizeof(*nctl), GFP_KERNEL);
  723. if (!val || !gctl || !nctl) {
  724. err = -ENOMEM;
  725. goto __error;
  726. }
  727. for (i = 0; i < icode->gpr_add_control_count; i++) {
  728. if (copy_gctl(emu, gctl, icode->gpr_add_controls, i)) {
  729. err = -EFAULT;
  730. goto __error;
  731. }
  732. if (gctl->id.iface != SNDRV_CTL_ELEM_IFACE_MIXER &&
  733. gctl->id.iface != SNDRV_CTL_ELEM_IFACE_PCM) {
  734. err = -EINVAL;
  735. goto __error;
  736. }
  737. if (! gctl->id.name[0]) {
  738. err = -EINVAL;
  739. goto __error;
  740. }
  741. ctl = snd_emu10k1_look_for_ctl(emu, &gctl->id);
  742. memset(&knew, 0, sizeof(knew));
  743. knew.iface = gctl->id.iface;
  744. knew.name = gctl->id.name;
  745. knew.index = gctl->id.index;
  746. knew.device = gctl->id.device;
  747. knew.subdevice = gctl->id.subdevice;
  748. knew.info = snd_emu10k1_gpr_ctl_info;
  749. knew.tlv.p = copy_tlv(gctl->tlv);
  750. if (knew.tlv.p)
  751. knew.access = SNDRV_CTL_ELEM_ACCESS_READWRITE |
  752. SNDRV_CTL_ELEM_ACCESS_TLV_READ;
  753. knew.get = snd_emu10k1_gpr_ctl_get;
  754. knew.put = snd_emu10k1_gpr_ctl_put;
  755. memset(nctl, 0, sizeof(*nctl));
  756. nctl->vcount = gctl->vcount;
  757. nctl->count = gctl->count;
  758. for (j = 0; j < 32; j++) {
  759. nctl->gpr[j] = gctl->gpr[j];
  760. nctl->value[j] = ~gctl->value[j]; /* inverted, we want to write new value in gpr_ctl_put() */
  761. val->value.integer.value[j] = gctl->value[j];
  762. }
  763. nctl->min = gctl->min;
  764. nctl->max = gctl->max;
  765. nctl->translation = gctl->translation;
  766. if (ctl == NULL) {
  767. ctl = kmalloc(sizeof(*ctl), GFP_KERNEL);
  768. if (ctl == NULL) {
  769. err = -ENOMEM;
  770. kfree(knew.tlv.p);
  771. goto __error;
  772. }
  773. knew.private_value = (unsigned long)ctl;
  774. *ctl = *nctl;
  775. if ((err = snd_ctl_add(emu->card, kctl = snd_ctl_new1(&knew, emu))) < 0) {
  776. kfree(ctl);
  777. kfree(knew.tlv.p);
  778. goto __error;
  779. }
  780. kctl->private_free = snd_emu10k1_ctl_private_free;
  781. ctl->kcontrol = kctl;
  782. list_add_tail(&ctl->list, &emu->fx8010.gpr_ctl);
  783. } else {
  784. /* overwrite */
  785. nctl->list = ctl->list;
  786. nctl->kcontrol = ctl->kcontrol;
  787. *ctl = *nctl;
  788. snd_ctl_notify(emu->card, SNDRV_CTL_EVENT_MASK_VALUE |
  789. SNDRV_CTL_EVENT_MASK_INFO, &ctl->kcontrol->id);
  790. }
  791. snd_emu10k1_gpr_ctl_put(ctl->kcontrol, val);
  792. }
  793. __error:
  794. kfree(nctl);
  795. kfree(gctl);
  796. kfree(val);
  797. return err;
  798. }
  799. static int snd_emu10k1_del_controls(struct snd_emu10k1 *emu,
  800. struct snd_emu10k1_fx8010_code *icode)
  801. {
  802. unsigned int i;
  803. struct snd_ctl_elem_id id;
  804. struct snd_ctl_elem_id __user *_id;
  805. struct snd_emu10k1_fx8010_ctl *ctl;
  806. struct snd_card *card = emu->card;
  807. for (i = 0, _id = icode->gpr_del_controls;
  808. i < icode->gpr_del_control_count; i++, _id++) {
  809. if (copy_from_user(&id, _id, sizeof(id)))
  810. return -EFAULT;
  811. down_write(&card->controls_rwsem);
  812. ctl = snd_emu10k1_look_for_ctl(emu, &id);
  813. if (ctl)
  814. snd_ctl_remove(card, ctl->kcontrol);
  815. up_write(&card->controls_rwsem);
  816. }
  817. return 0;
  818. }
  819. static int snd_emu10k1_list_controls(struct snd_emu10k1 *emu,
  820. struct snd_emu10k1_fx8010_code *icode)
  821. {
  822. unsigned int i = 0, j;
  823. unsigned int total = 0;
  824. struct snd_emu10k1_fx8010_control_gpr *gctl;
  825. struct snd_emu10k1_fx8010_ctl *ctl;
  826. struct snd_ctl_elem_id *id;
  827. gctl = kmalloc(sizeof(*gctl), GFP_KERNEL);
  828. if (! gctl)
  829. return -ENOMEM;
  830. list_for_each_entry(ctl, &emu->fx8010.gpr_ctl, list) {
  831. total++;
  832. if (icode->gpr_list_controls &&
  833. i < icode->gpr_list_control_count) {
  834. memset(gctl, 0, sizeof(*gctl));
  835. id = &ctl->kcontrol->id;
  836. gctl->id.iface = id->iface;
  837. strlcpy(gctl->id.name, id->name, sizeof(gctl->id.name));
  838. gctl->id.index = id->index;
  839. gctl->id.device = id->device;
  840. gctl->id.subdevice = id->subdevice;
  841. gctl->vcount = ctl->vcount;
  842. gctl->count = ctl->count;
  843. for (j = 0; j < 32; j++) {
  844. gctl->gpr[j] = ctl->gpr[j];
  845. gctl->value[j] = ctl->value[j];
  846. }
  847. gctl->min = ctl->min;
  848. gctl->max = ctl->max;
  849. gctl->translation = ctl->translation;
  850. if (copy_gctl_to_user(emu, icode->gpr_list_controls,
  851. gctl, i)) {
  852. kfree(gctl);
  853. return -EFAULT;
  854. }
  855. i++;
  856. }
  857. }
  858. icode->gpr_list_control_total = total;
  859. kfree(gctl);
  860. return 0;
  861. }
  862. static int snd_emu10k1_icode_poke(struct snd_emu10k1 *emu,
  863. struct snd_emu10k1_fx8010_code *icode)
  864. {
  865. int err = 0;
  866. mutex_lock(&emu->fx8010.lock);
  867. if ((err = snd_emu10k1_verify_controls(emu, icode)) < 0)
  868. goto __error;
  869. strlcpy(emu->fx8010.name, icode->name, sizeof(emu->fx8010.name));
  870. /* stop FX processor - this may be dangerous, but it's better to miss
  871. some samples than generate wrong ones - [jk] */
  872. if (emu->audigy)
  873. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg | A_DBG_SINGLE_STEP);
  874. else
  875. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg | EMU10K1_DBG_SINGLE_STEP);
  876. /* ok, do the main job */
  877. if ((err = snd_emu10k1_del_controls(emu, icode)) < 0 ||
  878. (err = snd_emu10k1_gpr_poke(emu, icode)) < 0 ||
  879. (err = snd_emu10k1_tram_poke(emu, icode)) < 0 ||
  880. (err = snd_emu10k1_code_poke(emu, icode)) < 0 ||
  881. (err = snd_emu10k1_add_controls(emu, icode)) < 0)
  882. goto __error;
  883. /* start FX processor when the DSP code is updated */
  884. if (emu->audigy)
  885. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg);
  886. else
  887. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg);
  888. __error:
  889. mutex_unlock(&emu->fx8010.lock);
  890. return err;
  891. }
  892. static int snd_emu10k1_icode_peek(struct snd_emu10k1 *emu,
  893. struct snd_emu10k1_fx8010_code *icode)
  894. {
  895. int err;
  896. mutex_lock(&emu->fx8010.lock);
  897. strlcpy(icode->name, emu->fx8010.name, sizeof(icode->name));
  898. /* ok, do the main job */
  899. err = snd_emu10k1_gpr_peek(emu, icode);
  900. if (err >= 0)
  901. err = snd_emu10k1_tram_peek(emu, icode);
  902. if (err >= 0)
  903. err = snd_emu10k1_code_peek(emu, icode);
  904. if (err >= 0)
  905. err = snd_emu10k1_list_controls(emu, icode);
  906. mutex_unlock(&emu->fx8010.lock);
  907. return err;
  908. }
  909. static int snd_emu10k1_ipcm_poke(struct snd_emu10k1 *emu,
  910. struct snd_emu10k1_fx8010_pcm_rec *ipcm)
  911. {
  912. unsigned int i;
  913. int err = 0;
  914. struct snd_emu10k1_fx8010_pcm *pcm;
  915. if (ipcm->substream >= EMU10K1_FX8010_PCM_COUNT)
  916. return -EINVAL;
  917. if (ipcm->channels > 32)
  918. return -EINVAL;
  919. pcm = &emu->fx8010.pcm[ipcm->substream];
  920. mutex_lock(&emu->fx8010.lock);
  921. spin_lock_irq(&emu->reg_lock);
  922. if (pcm->opened) {
  923. err = -EBUSY;
  924. goto __error;
  925. }
  926. if (ipcm->channels == 0) { /* remove */
  927. pcm->valid = 0;
  928. } else {
  929. /* FIXME: we need to add universal code to the PCM transfer routine */
  930. if (ipcm->channels != 2) {
  931. err = -EINVAL;
  932. goto __error;
  933. }
  934. pcm->valid = 1;
  935. pcm->opened = 0;
  936. pcm->channels = ipcm->channels;
  937. pcm->tram_start = ipcm->tram_start;
  938. pcm->buffer_size = ipcm->buffer_size;
  939. pcm->gpr_size = ipcm->gpr_size;
  940. pcm->gpr_count = ipcm->gpr_count;
  941. pcm->gpr_tmpcount = ipcm->gpr_tmpcount;
  942. pcm->gpr_ptr = ipcm->gpr_ptr;
  943. pcm->gpr_trigger = ipcm->gpr_trigger;
  944. pcm->gpr_running = ipcm->gpr_running;
  945. for (i = 0; i < pcm->channels; i++)
  946. pcm->etram[i] = ipcm->etram[i];
  947. }
  948. __error:
  949. spin_unlock_irq(&emu->reg_lock);
  950. mutex_unlock(&emu->fx8010.lock);
  951. return err;
  952. }
  953. static int snd_emu10k1_ipcm_peek(struct snd_emu10k1 *emu,
  954. struct snd_emu10k1_fx8010_pcm_rec *ipcm)
  955. {
  956. unsigned int i;
  957. int err = 0;
  958. struct snd_emu10k1_fx8010_pcm *pcm;
  959. if (ipcm->substream >= EMU10K1_FX8010_PCM_COUNT)
  960. return -EINVAL;
  961. pcm = &emu->fx8010.pcm[ipcm->substream];
  962. mutex_lock(&emu->fx8010.lock);
  963. spin_lock_irq(&emu->reg_lock);
  964. ipcm->channels = pcm->channels;
  965. ipcm->tram_start = pcm->tram_start;
  966. ipcm->buffer_size = pcm->buffer_size;
  967. ipcm->gpr_size = pcm->gpr_size;
  968. ipcm->gpr_ptr = pcm->gpr_ptr;
  969. ipcm->gpr_count = pcm->gpr_count;
  970. ipcm->gpr_tmpcount = pcm->gpr_tmpcount;
  971. ipcm->gpr_trigger = pcm->gpr_trigger;
  972. ipcm->gpr_running = pcm->gpr_running;
  973. for (i = 0; i < pcm->channels; i++)
  974. ipcm->etram[i] = pcm->etram[i];
  975. ipcm->res1 = ipcm->res2 = 0;
  976. ipcm->pad = 0;
  977. spin_unlock_irq(&emu->reg_lock);
  978. mutex_unlock(&emu->fx8010.lock);
  979. return err;
  980. }
  981. #define SND_EMU10K1_GPR_CONTROLS 44
  982. #define SND_EMU10K1_INPUTS 12
  983. #define SND_EMU10K1_PLAYBACK_CHANNELS 8
  984. #define SND_EMU10K1_CAPTURE_CHANNELS 4
  985. static void __devinit
  986. snd_emu10k1_init_mono_control(struct snd_emu10k1_fx8010_control_gpr *ctl,
  987. const char *name, int gpr, int defval)
  988. {
  989. ctl->id.iface = SNDRV_CTL_ELEM_IFACE_MIXER;
  990. strcpy(ctl->id.name, name);
  991. ctl->vcount = ctl->count = 1;
  992. ctl->gpr[0] = gpr + 0; ctl->value[0] = defval;
  993. ctl->min = 0;
  994. ctl->max = 100;
  995. ctl->tlv = snd_emu10k1_db_scale1;
  996. ctl->translation = EMU10K1_GPR_TRANSLATION_TABLE100;
  997. }
  998. static void __devinit
  999. snd_emu10k1_init_stereo_control(struct snd_emu10k1_fx8010_control_gpr *ctl,
  1000. const char *name, int gpr, int defval)
  1001. {
  1002. ctl->id.iface = SNDRV_CTL_ELEM_IFACE_MIXER;
  1003. strcpy(ctl->id.name, name);
  1004. ctl->vcount = ctl->count = 2;
  1005. ctl->gpr[0] = gpr + 0; ctl->value[0] = defval;
  1006. ctl->gpr[1] = gpr + 1; ctl->value[1] = defval;
  1007. ctl->min = 0;
  1008. ctl->max = 100;
  1009. ctl->tlv = snd_emu10k1_db_scale1;
  1010. ctl->translation = EMU10K1_GPR_TRANSLATION_TABLE100;
  1011. }
  1012. static void __devinit
  1013. snd_emu10k1_init_mono_onoff_control(struct snd_emu10k1_fx8010_control_gpr *ctl,
  1014. const char *name, int gpr, int defval)
  1015. {
  1016. ctl->id.iface = SNDRV_CTL_ELEM_IFACE_MIXER;
  1017. strcpy(ctl->id.name, name);
  1018. ctl->vcount = ctl->count = 1;
  1019. ctl->gpr[0] = gpr + 0; ctl->value[0] = defval;
  1020. ctl->min = 0;
  1021. ctl->max = 1;
  1022. ctl->translation = EMU10K1_GPR_TRANSLATION_ONOFF;
  1023. }
  1024. static void __devinit
  1025. snd_emu10k1_init_stereo_onoff_control(struct snd_emu10k1_fx8010_control_gpr *ctl,
  1026. const char *name, int gpr, int defval)
  1027. {
  1028. ctl->id.iface = SNDRV_CTL_ELEM_IFACE_MIXER;
  1029. strcpy(ctl->id.name, name);
  1030. ctl->vcount = ctl->count = 2;
  1031. ctl->gpr[0] = gpr + 0; ctl->value[0] = defval;
  1032. ctl->gpr[1] = gpr + 1; ctl->value[1] = defval;
  1033. ctl->min = 0;
  1034. ctl->max = 1;
  1035. ctl->translation = EMU10K1_GPR_TRANSLATION_ONOFF;
  1036. }
  1037. /*
  1038. * Used for emu1010 - conversion from 32-bit capture inputs from HANA
  1039. * to 2 x 16-bit registers in audigy - their values are read via DMA.
  1040. * Conversion is performed by Audigy DSP instructions of FX8010.
  1041. */
  1042. static int snd_emu10k1_audigy_dsp_convert_32_to_2x16(
  1043. struct snd_emu10k1_fx8010_code *icode,
  1044. u32 *ptr, int tmp, int bit_shifter16,
  1045. int reg_in, int reg_out)
  1046. {
  1047. A_OP(icode, ptr, iACC3, A_GPR(tmp + 1), reg_in, A_C_00000000, A_C_00000000);
  1048. A_OP(icode, ptr, iANDXOR, A_GPR(tmp), A_GPR(tmp + 1), A_GPR(bit_shifter16 - 1), A_C_00000000);
  1049. A_OP(icode, ptr, iTSTNEG, A_GPR(tmp + 2), A_GPR(tmp), A_C_80000000, A_GPR(bit_shifter16 - 2));
  1050. A_OP(icode, ptr, iANDXOR, A_GPR(tmp + 2), A_GPR(tmp + 2), A_C_80000000, A_C_00000000);
  1051. A_OP(icode, ptr, iANDXOR, A_GPR(tmp), A_GPR(tmp), A_GPR(bit_shifter16 - 3), A_C_00000000);
  1052. A_OP(icode, ptr, iMACINT0, A_GPR(tmp), A_C_00000000, A_GPR(tmp), A_C_00010000);
  1053. A_OP(icode, ptr, iANDXOR, reg_out, A_GPR(tmp), A_C_ffffffff, A_GPR(tmp + 2));
  1054. A_OP(icode, ptr, iACC3, reg_out + 1, A_GPR(tmp + 1), A_C_00000000, A_C_00000000);
  1055. return 1;
  1056. }
  1057. /*
  1058. * initial DSP configuration for Audigy
  1059. */
  1060. static int __devinit _snd_emu10k1_audigy_init_efx(struct snd_emu10k1 *emu)
  1061. {
  1062. int err, i, z, gpr, nctl;
  1063. int bit_shifter16;
  1064. const int playback = 10;
  1065. const int capture = playback + (SND_EMU10K1_PLAYBACK_CHANNELS * 2); /* we reserve 10 voices */
  1066. const int stereo_mix = capture + 2;
  1067. const int tmp = 0x88;
  1068. u32 ptr;
  1069. struct snd_emu10k1_fx8010_code *icode = NULL;
  1070. struct snd_emu10k1_fx8010_control_gpr *controls = NULL, *ctl;
  1071. u32 *gpr_map;
  1072. mm_segment_t seg;
  1073. if ((icode = kzalloc(sizeof(*icode), GFP_KERNEL)) == NULL ||
  1074. (icode->gpr_map = (u_int32_t __user *)
  1075. kcalloc(512 + 256 + 256 + 2 * 1024, sizeof(u_int32_t),
  1076. GFP_KERNEL)) == NULL ||
  1077. (controls = kcalloc(SND_EMU10K1_GPR_CONTROLS,
  1078. sizeof(*controls), GFP_KERNEL)) == NULL) {
  1079. err = -ENOMEM;
  1080. goto __err;
  1081. }
  1082. gpr_map = (u32 __force *)icode->gpr_map;
  1083. icode->tram_data_map = icode->gpr_map + 512;
  1084. icode->tram_addr_map = icode->tram_data_map + 256;
  1085. icode->code = icode->tram_addr_map + 256;
  1086. /* clear free GPRs */
  1087. for (i = 0; i < 512; i++)
  1088. set_bit(i, icode->gpr_valid);
  1089. /* clear TRAM data & address lines */
  1090. for (i = 0; i < 256; i++)
  1091. set_bit(i, icode->tram_valid);
  1092. strcpy(icode->name, "Audigy DSP code for ALSA");
  1093. ptr = 0;
  1094. nctl = 0;
  1095. gpr = stereo_mix + 10;
  1096. gpr_map[gpr++] = 0x00007fff;
  1097. gpr_map[gpr++] = 0x00008000;
  1098. gpr_map[gpr++] = 0x0000ffff;
  1099. bit_shifter16 = gpr;
  1100. /* stop FX processor */
  1101. snd_emu10k1_ptr_write(emu, A_DBG, 0, (emu->fx8010.dbg = 0) | A_DBG_SINGLE_STEP);
  1102. #if 1
  1103. /* PCM front Playback Volume (independent from stereo mix)
  1104. * playback = 0 + ( gpr * FXBUS_PCM_LEFT_FRONT >> 31)
  1105. * where gpr contains attenuation from corresponding mixer control
  1106. * (snd_emu10k1_init_stereo_control)
  1107. */
  1108. A_OP(icode, &ptr, iMAC0, A_GPR(playback), A_C_00000000, A_GPR(gpr), A_FXBUS(FXBUS_PCM_LEFT_FRONT));
  1109. A_OP(icode, &ptr, iMAC0, A_GPR(playback+1), A_C_00000000, A_GPR(gpr+1), A_FXBUS(FXBUS_PCM_RIGHT_FRONT));
  1110. snd_emu10k1_init_stereo_control(&controls[nctl++], "PCM Front Playback Volume", gpr, 100);
  1111. gpr += 2;
  1112. /* PCM Surround Playback (independent from stereo mix) */
  1113. A_OP(icode, &ptr, iMAC0, A_GPR(playback+2), A_C_00000000, A_GPR(gpr), A_FXBUS(FXBUS_PCM_LEFT_REAR));
  1114. A_OP(icode, &ptr, iMAC0, A_GPR(playback+3), A_C_00000000, A_GPR(gpr+1), A_FXBUS(FXBUS_PCM_RIGHT_REAR));
  1115. snd_emu10k1_init_stereo_control(&controls[nctl++], "PCM Surround Playback Volume", gpr, 100);
  1116. gpr += 2;
  1117. /* PCM Side Playback (independent from stereo mix) */
  1118. if (emu->card_capabilities->spk71) {
  1119. A_OP(icode, &ptr, iMAC0, A_GPR(playback+6), A_C_00000000, A_GPR(gpr), A_FXBUS(FXBUS_PCM_LEFT_SIDE));
  1120. A_OP(icode, &ptr, iMAC0, A_GPR(playback+7), A_C_00000000, A_GPR(gpr+1), A_FXBUS(FXBUS_PCM_RIGHT_SIDE));
  1121. snd_emu10k1_init_stereo_control(&controls[nctl++], "PCM Side Playback Volume", gpr, 100);
  1122. gpr += 2;
  1123. }
  1124. /* PCM Center Playback (independent from stereo mix) */
  1125. A_OP(icode, &ptr, iMAC0, A_GPR(playback+4), A_C_00000000, A_GPR(gpr), A_FXBUS(FXBUS_PCM_CENTER));
  1126. snd_emu10k1_init_mono_control(&controls[nctl++], "PCM Center Playback Volume", gpr, 100);
  1127. gpr++;
  1128. /* PCM LFE Playback (independent from stereo mix) */
  1129. A_OP(icode, &ptr, iMAC0, A_GPR(playback+5), A_C_00000000, A_GPR(gpr), A_FXBUS(FXBUS_PCM_LFE));
  1130. snd_emu10k1_init_mono_control(&controls[nctl++], "PCM LFE Playback Volume", gpr, 100);
  1131. gpr++;
  1132. /*
  1133. * Stereo Mix
  1134. */
  1135. /* Wave (PCM) Playback Volume (will be renamed later) */
  1136. A_OP(icode, &ptr, iMAC0, A_GPR(stereo_mix), A_C_00000000, A_GPR(gpr), A_FXBUS(FXBUS_PCM_LEFT));
  1137. A_OP(icode, &ptr, iMAC0, A_GPR(stereo_mix+1), A_C_00000000, A_GPR(gpr+1), A_FXBUS(FXBUS_PCM_RIGHT));
  1138. snd_emu10k1_init_stereo_control(&controls[nctl++], "Wave Playback Volume", gpr, 100);
  1139. gpr += 2;
  1140. /* Synth Playback */
  1141. A_OP(icode, &ptr, iMAC0, A_GPR(stereo_mix+0), A_GPR(stereo_mix+0), A_GPR(gpr), A_FXBUS(FXBUS_MIDI_LEFT));
  1142. A_OP(icode, &ptr, iMAC0, A_GPR(stereo_mix+1), A_GPR(stereo_mix+1), A_GPR(gpr+1), A_FXBUS(FXBUS_MIDI_RIGHT));
  1143. snd_emu10k1_init_stereo_control(&controls[nctl++], "Synth Playback Volume", gpr, 100);
  1144. gpr += 2;
  1145. /* Wave (PCM) Capture */
  1146. A_OP(icode, &ptr, iMAC0, A_GPR(capture+0), A_C_00000000, A_GPR(gpr), A_FXBUS(FXBUS_PCM_LEFT));
  1147. A_OP(icode, &ptr, iMAC0, A_GPR(capture+1), A_C_00000000, A_GPR(gpr+1), A_FXBUS(FXBUS_PCM_RIGHT));
  1148. snd_emu10k1_init_stereo_control(&controls[nctl++], "PCM Capture Volume", gpr, 0);
  1149. gpr += 2;
  1150. /* Synth Capture */
  1151. A_OP(icode, &ptr, iMAC0, A_GPR(capture+0), A_GPR(capture+0), A_GPR(gpr), A_FXBUS(FXBUS_MIDI_LEFT));
  1152. A_OP(icode, &ptr, iMAC0, A_GPR(capture+1), A_GPR(capture+1), A_GPR(gpr+1), A_FXBUS(FXBUS_MIDI_RIGHT));
  1153. snd_emu10k1_init_stereo_control(&controls[nctl++], "Synth Capture Volume", gpr, 0);
  1154. gpr += 2;
  1155. /*
  1156. * inputs
  1157. */
  1158. #define A_ADD_VOLUME_IN(var,vol,input) \
  1159. A_OP(icode, &ptr, iMAC0, A_GPR(var), A_GPR(var), A_GPR(vol), A_EXTIN(input))
  1160. /* emu1212 DSP 0 and DSP 1 Capture */
  1161. if (emu->card_capabilities->emu_model) {
  1162. if (emu->card_capabilities->ca0108_chip) {
  1163. /* Note:JCD:No longer bit shift lower 16bits to upper 16bits of 32bit value. */
  1164. A_OP(icode, &ptr, iMACINT0, A_GPR(tmp), A_C_00000000, A3_EMU32IN(0x0), A_C_00000001);
  1165. A_OP(icode, &ptr, iMAC0, A_GPR(capture+0), A_GPR(capture+0), A_GPR(gpr), A_GPR(tmp));
  1166. A_OP(icode, &ptr, iMACINT0, A_GPR(tmp), A_C_00000000, A3_EMU32IN(0x1), A_C_00000001);
  1167. A_OP(icode, &ptr, iMAC0, A_GPR(capture+1), A_GPR(capture+1), A_GPR(gpr), A_GPR(tmp));
  1168. } else {
  1169. A_OP(icode, &ptr, iMAC0, A_GPR(capture+0), A_GPR(capture+0), A_GPR(gpr), A_P16VIN(0x0));
  1170. A_OP(icode, &ptr, iMAC0, A_GPR(capture+1), A_GPR(capture+1), A_GPR(gpr+1), A_P16VIN(0x1));
  1171. }
  1172. snd_emu10k1_init_stereo_control(&controls[nctl++], "EMU Capture Volume", gpr, 0);
  1173. gpr += 2;
  1174. }
  1175. /* AC'97 Playback Volume - used only for mic (renamed later) */
  1176. A_ADD_VOLUME_IN(stereo_mix, gpr, A_EXTIN_AC97_L);
  1177. A_ADD_VOLUME_IN(stereo_mix+1, gpr+1, A_EXTIN_AC97_R);
  1178. snd_emu10k1_init_stereo_control(&controls[nctl++], "AMic Playback Volume", gpr, 0);
  1179. gpr += 2;
  1180. /* AC'97 Capture Volume - used only for mic */
  1181. A_ADD_VOLUME_IN(capture, gpr, A_EXTIN_AC97_L);
  1182. A_ADD_VOLUME_IN(capture+1, gpr+1, A_EXTIN_AC97_R);
  1183. snd_emu10k1_init_stereo_control(&controls[nctl++], "Mic Capture Volume", gpr, 0);
  1184. gpr += 2;
  1185. /* mic capture buffer */
  1186. A_OP(icode, &ptr, iINTERP, A_EXTOUT(A_EXTOUT_MIC_CAP), A_EXTIN(A_EXTIN_AC97_L), 0xcd, A_EXTIN(A_EXTIN_AC97_R));
  1187. /* Audigy CD Playback Volume */
  1188. A_ADD_VOLUME_IN(stereo_mix, gpr, A_EXTIN_SPDIF_CD_L);
  1189. A_ADD_VOLUME_IN(stereo_mix+1, gpr+1, A_EXTIN_SPDIF_CD_R);
  1190. snd_emu10k1_init_stereo_control(&controls[nctl++],
  1191. emu->card_capabilities->ac97_chip ? "Audigy CD Playback Volume" : "CD Playback Volume",
  1192. gpr, 0);
  1193. gpr += 2;
  1194. /* Audigy CD Capture Volume */
  1195. A_ADD_VOLUME_IN(capture, gpr, A_EXTIN_SPDIF_CD_L);
  1196. A_ADD_VOLUME_IN(capture+1, gpr+1, A_EXTIN_SPDIF_CD_R);
  1197. snd_emu10k1_init_stereo_control(&controls[nctl++],
  1198. emu->card_capabilities->ac97_chip ? "Audigy CD Capture Volume" : "CD Capture Volume",
  1199. gpr, 0);
  1200. gpr += 2;
  1201. /* Optical SPDIF Playback Volume */
  1202. A_ADD_VOLUME_IN(stereo_mix, gpr, A_EXTIN_OPT_SPDIF_L);
  1203. A_ADD_VOLUME_IN(stereo_mix+1, gpr+1, A_EXTIN_OPT_SPDIF_R);
  1204. snd_emu10k1_init_stereo_control(&controls[nctl++], SNDRV_CTL_NAME_IEC958("Optical ",PLAYBACK,VOLUME), gpr, 0);
  1205. gpr += 2;
  1206. /* Optical SPDIF Capture Volume */
  1207. A_ADD_VOLUME_IN(capture, gpr, A_EXTIN_OPT_SPDIF_L);
  1208. A_ADD_VOLUME_IN(capture+1, gpr+1, A_EXTIN_OPT_SPDIF_R);
  1209. snd_emu10k1_init_stereo_control(&controls[nctl++], SNDRV_CTL_NAME_IEC958("Optical ",CAPTURE,VOLUME), gpr, 0);
  1210. gpr += 2;
  1211. /* Line2 Playback Volume */
  1212. A_ADD_VOLUME_IN(stereo_mix, gpr, A_EXTIN_LINE2_L);
  1213. A_ADD_VOLUME_IN(stereo_mix+1, gpr+1, A_EXTIN_LINE2_R);
  1214. snd_emu10k1_init_stereo_control(&controls[nctl++],
  1215. emu->card_capabilities->ac97_chip ? "Line2 Playback Volume" : "Line Playback Volume",
  1216. gpr, 0);
  1217. gpr += 2;
  1218. /* Line2 Capture Volume */
  1219. A_ADD_VOLUME_IN(capture, gpr, A_EXTIN_LINE2_L);
  1220. A_ADD_VOLUME_IN(capture+1, gpr+1, A_EXTIN_LINE2_R);
  1221. snd_emu10k1_init_stereo_control(&controls[nctl++],
  1222. emu->card_capabilities->ac97_chip ? "Line2 Capture Volume" : "Line Capture Volume",
  1223. gpr, 0);
  1224. gpr += 2;
  1225. /* Philips ADC Playback Volume */
  1226. A_ADD_VOLUME_IN(stereo_mix, gpr, A_EXTIN_ADC_L);
  1227. A_ADD_VOLUME_IN(stereo_mix+1, gpr+1, A_EXTIN_ADC_R);
  1228. snd_emu10k1_init_stereo_control(&controls[nctl++], "Analog Mix Playback Volume", gpr, 0);
  1229. gpr += 2;
  1230. /* Philips ADC Capture Volume */
  1231. A_ADD_VOLUME_IN(capture, gpr, A_EXTIN_ADC_L);
  1232. A_ADD_VOLUME_IN(capture+1, gpr+1, A_EXTIN_ADC_R);
  1233. snd_emu10k1_init_stereo_control(&controls[nctl++], "Analog Mix Capture Volume", gpr, 0);
  1234. gpr += 2;
  1235. /* Aux2 Playback Volume */
  1236. A_ADD_VOLUME_IN(stereo_mix, gpr, A_EXTIN_AUX2_L);
  1237. A_ADD_VOLUME_IN(stereo_mix+1, gpr+1, A_EXTIN_AUX2_R);
  1238. snd_emu10k1_init_stereo_control(&controls[nctl++],
  1239. emu->card_capabilities->ac97_chip ? "Aux2 Playback Volume" : "Aux Playback Volume",
  1240. gpr, 0);
  1241. gpr += 2;
  1242. /* Aux2 Capture Volume */
  1243. A_ADD_VOLUME_IN(capture, gpr, A_EXTIN_AUX2_L);
  1244. A_ADD_VOLUME_IN(capture+1, gpr+1, A_EXTIN_AUX2_R);
  1245. snd_emu10k1_init_stereo_control(&controls[nctl++],
  1246. emu->card_capabilities->ac97_chip ? "Aux2 Capture Volume" : "Aux Capture Volume",
  1247. gpr, 0);
  1248. gpr += 2;
  1249. /* Stereo Mix Front Playback Volume */
  1250. A_OP(icode, &ptr, iMAC0, A_GPR(playback), A_GPR(playback), A_GPR(gpr), A_GPR(stereo_mix));
  1251. A_OP(icode, &ptr, iMAC0, A_GPR(playback+1), A_GPR(playback+1), A_GPR(gpr+1), A_GPR(stereo_mix+1));
  1252. snd_emu10k1_init_stereo_control(&controls[nctl++], "Front Playback Volume", gpr, 100);
  1253. gpr += 2;
  1254. /* Stereo Mix Surround Playback */
  1255. A_OP(icode, &ptr, iMAC0, A_GPR(playback+2), A_GPR(playback+2), A_GPR(gpr), A_GPR(stereo_mix));
  1256. A_OP(icode, &ptr, iMAC0, A_GPR(playback+3), A_GPR(playback+3), A_GPR(gpr+1), A_GPR(stereo_mix+1));
  1257. snd_emu10k1_init_stereo_control(&controls[nctl++], "Surround Playback Volume", gpr, 0);
  1258. gpr += 2;
  1259. /* Stereo Mix Center Playback */
  1260. /* Center = sub = Left/2 + Right/2 */
  1261. A_OP(icode, &ptr, iINTERP, A_GPR(tmp), A_GPR(stereo_mix), 0xcd, A_GPR(stereo_mix+1));
  1262. A_OP(icode, &ptr, iMAC0, A_GPR(playback+4), A_GPR(playback+4), A_GPR(gpr), A_GPR(tmp));
  1263. snd_emu10k1_init_mono_control(&controls[nctl++], "Center Playback Volume", gpr, 0);
  1264. gpr++;
  1265. /* Stereo Mix LFE Playback */
  1266. A_OP(icode, &ptr, iMAC0, A_GPR(playback+5), A_GPR(playback+5), A_GPR(gpr), A_GPR(tmp));
  1267. snd_emu10k1_init_mono_control(&controls[nctl++], "LFE Playback Volume", gpr, 0);
  1268. gpr++;
  1269. if (emu->card_capabilities->spk71) {
  1270. /* Stereo Mix Side Playback */
  1271. A_OP(icode, &ptr, iMAC0, A_GPR(playback+6), A_GPR(playback+6), A_GPR(gpr), A_GPR(stereo_mix));
  1272. A_OP(icode, &ptr, iMAC0, A_GPR(playback+7), A_GPR(playback+7), A_GPR(gpr+1), A_GPR(stereo_mix+1));
  1273. snd_emu10k1_init_stereo_control(&controls[nctl++], "Side Playback Volume", gpr, 0);
  1274. gpr += 2;
  1275. }
  1276. /*
  1277. * outputs
  1278. */
  1279. #define A_PUT_OUTPUT(out,src) A_OP(icode, &ptr, iACC3, A_EXTOUT(out), A_C_00000000, A_C_00000000, A_GPR(src))
  1280. #define A_PUT_STEREO_OUTPUT(out1,out2,src) \
  1281. {A_PUT_OUTPUT(out1,src); A_PUT_OUTPUT(out2,src+1);}
  1282. #define _A_SWITCH(icode, ptr, dst, src, sw) \
  1283. A_OP((icode), ptr, iMACINT0, dst, A_C_00000000, src, sw);
  1284. #define A_SWITCH(icode, ptr, dst, src, sw) \
  1285. _A_SWITCH(icode, ptr, A_GPR(dst), A_GPR(src), A_GPR(sw))
  1286. #define _A_SWITCH_NEG(icode, ptr, dst, src) \
  1287. A_OP((icode), ptr, iANDXOR, dst, src, A_C_00000001, A_C_00000001);
  1288. #define A_SWITCH_NEG(icode, ptr, dst, src) \
  1289. _A_SWITCH_NEG(icode, ptr, A_GPR(dst), A_GPR(src))
  1290. /*
  1291. * Process tone control
  1292. */
  1293. A_OP(icode, &ptr, iACC3, A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 0), A_GPR(playback + 0), A_C_00000000, A_C_00000000); /* left */
  1294. A_OP(icode, &ptr, iACC3, A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 1), A_GPR(playback + 1), A_C_00000000, A_C_00000000); /* right */
  1295. A_OP(icode, &ptr, iACC3, A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 2), A_GPR(playback + 2), A_C_00000000, A_C_00000000); /* rear left */
  1296. A_OP(icode, &ptr, iACC3, A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 3), A_GPR(playback + 3), A_C_00000000, A_C_00000000); /* rear right */
  1297. A_OP(icode, &ptr, iACC3, A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 4), A_GPR(playback + 4), A_C_00000000, A_C_00000000); /* center */
  1298. A_OP(icode, &ptr, iACC3, A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 5), A_GPR(playback + 5), A_C_00000000, A_C_00000000); /* LFE */
  1299. if (emu->card_capabilities->spk71) {
  1300. A_OP(icode, &ptr, iACC3, A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 6), A_GPR(playback + 6), A_C_00000000, A_C_00000000); /* side left */
  1301. A_OP(icode, &ptr, iACC3, A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 7), A_GPR(playback + 7), A_C_00000000, A_C_00000000); /* side right */
  1302. }
  1303. ctl = &controls[nctl + 0];
  1304. ctl->id.iface = SNDRV_CTL_ELEM_IFACE_MIXER;
  1305. strcpy(ctl->id.name, "Tone Control - Bass");
  1306. ctl->vcount = 2;
  1307. ctl->count = 10;
  1308. ctl->min = 0;
  1309. ctl->max = 40;
  1310. ctl->value[0] = ctl->value[1] = 20;
  1311. ctl->translation = EMU10K1_GPR_TRANSLATION_BASS;
  1312. ctl = &controls[nctl + 1];
  1313. ctl->id.iface = SNDRV_CTL_ELEM_IFACE_MIXER;
  1314. strcpy(ctl->id.name, "Tone Control - Treble");
  1315. ctl->vcount = 2;
  1316. ctl->count = 10;
  1317. ctl->min = 0;
  1318. ctl->max = 40;
  1319. ctl->value[0] = ctl->value[1] = 20;
  1320. ctl->translation = EMU10K1_GPR_TRANSLATION_TREBLE;
  1321. #define BASS_GPR 0x8c
  1322. #define TREBLE_GPR 0x96
  1323. for (z = 0; z < 5; z++) {
  1324. int j;
  1325. for (j = 0; j < 2; j++) {
  1326. controls[nctl + 0].gpr[z * 2 + j] = BASS_GPR + z * 2 + j;
  1327. controls[nctl + 1].gpr[z * 2 + j] = TREBLE_GPR + z * 2 + j;
  1328. }
  1329. }
  1330. for (z = 0; z < 4; z++) { /* front/rear/center-lfe/side */
  1331. int j, k, l, d;
  1332. for (j = 0; j < 2; j++) { /* left/right */
  1333. k = 0xb0 + (z * 8) + (j * 4);
  1334. l = 0xe0 + (z * 8) + (j * 4);
  1335. d = playback + SND_EMU10K1_PLAYBACK_CHANNELS + z * 2 + j;
  1336. A_OP(icode, &ptr, iMAC0, A_C_00000000, A_C_00000000, A_GPR(d), A_GPR(BASS_GPR + 0 + j));
  1337. A_OP(icode, &ptr, iMACMV, A_GPR(k+1), A_GPR(k), A_GPR(k+1), A_GPR(BASS_GPR + 4 + j));
  1338. A_OP(icode, &ptr, iMACMV, A_GPR(k), A_GPR(d), A_GPR(k), A_GPR(BASS_GPR + 2 + j));
  1339. A_OP(icode, &ptr, iMACMV, A_GPR(k+3), A_GPR(k+2), A_GPR(k+3), A_GPR(BASS_GPR + 8 + j));
  1340. A_OP(icode, &ptr, iMAC0, A_GPR(k+2), A_GPR_ACCU, A_GPR(k+2), A_GPR(BASS_GPR + 6 + j));
  1341. A_OP(icode, &ptr, iACC3, A_GPR(k+2), A_GPR(k+2), A_GPR(k+2), A_C_00000000);
  1342. A_OP(icode, &ptr, iMAC0, A_C_00000000, A_C_00000000, A_GPR(k+2), A_GPR(TREBLE_GPR + 0 + j));
  1343. A_OP(icode, &ptr, iMACMV, A_GPR(l+1), A_GPR(l), A_GPR(l+1), A_GPR(TREBLE_GPR + 4 + j));
  1344. A_OP(icode, &ptr, iMACMV, A_GPR(l), A_GPR(k+2), A_GPR(l), A_GPR(TREBLE_GPR + 2 + j));
  1345. A_OP(icode, &ptr, iMACMV, A_GPR(l+3), A_GPR(l+2), A_GPR(l+3), A_GPR(TREBLE_GPR + 8 + j));
  1346. A_OP(icode, &ptr, iMAC0, A_GPR(l+2), A_GPR_ACCU, A_GPR(l+2), A_GPR(TREBLE_GPR + 6 + j));
  1347. A_OP(icode, &ptr, iMACINT0, A_GPR(l+2), A_C_00000000, A_GPR(l+2), A_C_00000010);
  1348. A_OP(icode, &ptr, iACC3, A_GPR(d), A_GPR(l+2), A_C_00000000, A_C_00000000);
  1349. if (z == 2) /* center */
  1350. break;
  1351. }
  1352. }
  1353. nctl += 2;
  1354. #undef BASS_GPR
  1355. #undef TREBLE_GPR
  1356. for (z = 0; z < 8; z++) {
  1357. A_SWITCH(icode, &ptr, tmp + 0, playback + SND_EMU10K1_PLAYBACK_CHANNELS + z, gpr + 0);
  1358. A_SWITCH_NEG(icode, &ptr, tmp + 1, gpr + 0);
  1359. A_SWITCH(icode, &ptr, tmp + 1, playback + z, tmp + 1);
  1360. A_OP(icode, &ptr, iACC3, A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + z), A_GPR(tmp + 0), A_GPR(tmp + 1), A_C_00000000);
  1361. }
  1362. snd_emu10k1_init_stereo_onoff_control(controls + nctl++, "Tone Control - Switch", gpr, 0);
  1363. gpr += 2;
  1364. /* Master volume (will be renamed later) */
  1365. A_OP(icode, &ptr, iMAC0, A_GPR(playback+0+SND_EMU10K1_PLAYBACK_CHANNELS), A_C_00000000, A_GPR(gpr), A_GPR(playback+0+SND_EMU10K1_PLAYBACK_CHANNELS));
  1366. A_OP(icode, &ptr, iMAC0, A_GPR(playback+1+SND_EMU10K1_PLAYBACK_CHANNELS), A_C_00000000, A_GPR(gpr), A_GPR(playback+1+SND_EMU10K1_PLAYBACK_CHANNELS));
  1367. A_OP(icode, &ptr, iMAC0, A_GPR(playback+2+SND_EMU10K1_PLAYBACK_CHANNELS), A_C_00000000, A_GPR(gpr), A_GPR(playback+2+SND_EMU10K1_PLAYBACK_CHANNELS));
  1368. A_OP(icode, &ptr, iMAC0, A_GPR(playback+3+SND_EMU10K1_PLAYBACK_CHANNELS), A_C_00000000, A_GPR(gpr), A_GPR(playback+3+SND_EMU10K1_PLAYBACK_CHANNELS));
  1369. A_OP(icode, &ptr, iMAC0, A_GPR(playback+4+SND_EMU10K1_PLAYBACK_CHANNELS), A_C_00000000, A_GPR(gpr), A_GPR(playback+4+SND_EMU10K1_PLAYBACK_CHANNELS));
  1370. A_OP(icode, &ptr, iMAC0, A_GPR(playback+5+SND_EMU10K1_PLAYBACK_CHANNELS), A_C_00000000, A_GPR(gpr), A_GPR(playback+5+SND_EMU10K1_PLAYBACK_CHANNELS));
  1371. A_OP(icode, &ptr, iMAC0, A_GPR(playback+6+SND_EMU10K1_PLAYBACK_CHANNELS), A_C_00000000, A_GPR(gpr), A_GPR(playback+6+SND_EMU10K1_PLAYBACK_CHANNELS));
  1372. A_OP(icode, &ptr, iMAC0, A_GPR(playback+7+SND_EMU10K1_PLAYBACK_CHANNELS), A_C_00000000, A_GPR(gpr), A_GPR(playback+7+SND_EMU10K1_PLAYBACK_CHANNELS));
  1373. snd_emu10k1_init_mono_control(&controls[nctl++], "Wave Master Playback Volume", gpr, 0);
  1374. gpr += 2;
  1375. /* analog speakers */
  1376. A_PUT_STEREO_OUTPUT(A_EXTOUT_AFRONT_L, A_EXTOUT_AFRONT_R, playback + SND_EMU10K1_PLAYBACK_CHANNELS);
  1377. A_PUT_STEREO_OUTPUT(A_EXTOUT_AREAR_L, A_EXTOUT_AREAR_R, playback+2 + SND_EMU10K1_PLAYBACK_CHANNELS);
  1378. A_PUT_OUTPUT(A_EXTOUT_ACENTER, playback+4 + SND_EMU10K1_PLAYBACK_CHANNELS);
  1379. A_PUT_OUTPUT(A_EXTOUT_ALFE, playback+5 + SND_EMU10K1_PLAYBACK_CHANNELS);
  1380. if (emu->card_capabilities->spk71)
  1381. A_PUT_STEREO_OUTPUT(A_EXTOUT_ASIDE_L, A_EXTOUT_ASIDE_R, playback+6 + SND_EMU10K1_PLAYBACK_CHANNELS);
  1382. /* headphone */
  1383. A_PUT_STEREO_OUTPUT(A_EXTOUT_HEADPHONE_L, A_EXTOUT_HEADPHONE_R, playback + SND_EMU10K1_PLAYBACK_CHANNELS);
  1384. /* digital outputs */
  1385. /* A_PUT_STEREO_OUTPUT(A_EXTOUT_FRONT_L, A_EXTOUT_FRONT_R, playback + SND_EMU10K1_PLAYBACK_CHANNELS); */
  1386. if (emu->card_capabilities->emu_model) {
  1387. /* EMU1010 Outputs from PCM Front, Rear, Center, LFE, Side */
  1388. snd_printk(KERN_INFO "EMU outputs on\n");
  1389. for (z = 0; z < 8; z++) {
  1390. if (emu->card_capabilities->ca0108_chip) {
  1391. A_OP(icode, &ptr, iACC3, A3_EMU32OUT(z), A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + z), A_C_00000000, A_C_00000000);
  1392. } else {
  1393. A_OP(icode, &ptr, iACC3, A_EMU32OUTL(z), A_GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + z), A_C_00000000, A_C_00000000);
  1394. }
  1395. }
  1396. }
  1397. /* IEC958 Optical Raw Playback Switch */
  1398. gpr_map[gpr++] = 0;
  1399. gpr_map[gpr++] = 0x1008;
  1400. gpr_map[gpr++] = 0xffff0000;
  1401. for (z = 0; z < 2; z++) {
  1402. A_OP(icode, &ptr, iMAC0, A_GPR(tmp + 2), A_FXBUS(FXBUS_PT_LEFT + z), A_C_00000000, A_C_00000000);
  1403. A_OP(icode, &ptr, iSKIP, A_GPR_COND, A_GPR_COND, A_GPR(gpr - 2), A_C_00000001);
  1404. A_OP(icode, &ptr, iACC3, A_GPR(tmp + 2), A_C_00000000, A_C_00010000, A_GPR(tmp + 2));
  1405. A_OP(icode, &ptr, iANDXOR, A_GPR(tmp + 2), A_GPR(tmp + 2), A_GPR(gpr - 1), A_C_00000000);
  1406. A_SWITCH(icode, &ptr, tmp + 0, tmp + 2, gpr + z);
  1407. A_SWITCH_NEG(icode, &ptr, tmp + 1, gpr + z);
  1408. A_SWITCH(icode, &ptr, tmp + 1, playback + SND_EMU10K1_PLAYBACK_CHANNELS + z, tmp + 1);
  1409. if ((z==1) && (emu->card_capabilities->spdif_bug)) {
  1410. /* Due to a SPDIF output bug on some Audigy cards, this code delays the Right channel by 1 sample */
  1411. snd_printk(KERN_INFO "Installing spdif_bug patch: %s\n", emu->card_capabilities->name);
  1412. A_OP(icode, &ptr, iACC3, A_EXTOUT(A_EXTOUT_FRONT_L + z), A_GPR(gpr - 3), A_C_00000000, A_C_00000000);
  1413. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 3), A_GPR(tmp + 0), A_GPR(tmp + 1), A_C_00000000);
  1414. } else {
  1415. A_OP(icode, &ptr, iACC3, A_EXTOUT(A_EXTOUT_FRONT_L + z), A_GPR(tmp + 0), A_GPR(tmp + 1), A_C_00000000);
  1416. }
  1417. }
  1418. snd_emu10k1_init_stereo_onoff_control(controls + nctl++, SNDRV_CTL_NAME_IEC958("Optical Raw ",PLAYBACK,SWITCH), gpr, 0);
  1419. gpr += 2;
  1420. A_PUT_STEREO_OUTPUT(A_EXTOUT_REAR_L, A_EXTOUT_REAR_R, playback+2 + SND_EMU10K1_PLAYBACK_CHANNELS);
  1421. A_PUT_OUTPUT(A_EXTOUT_CENTER, playback+4 + SND_EMU10K1_PLAYBACK_CHANNELS);
  1422. A_PUT_OUTPUT(A_EXTOUT_LFE, playback+5 + SND_EMU10K1_PLAYBACK_CHANNELS);
  1423. /* ADC buffer */
  1424. #ifdef EMU10K1_CAPTURE_DIGITAL_OUT
  1425. A_PUT_STEREO_OUTPUT(A_EXTOUT_ADC_CAP_L, A_EXTOUT_ADC_CAP_R, playback + SND_EMU10K1_PLAYBACK_CHANNELS);
  1426. #else
  1427. A_PUT_OUTPUT(A_EXTOUT_ADC_CAP_L, capture);
  1428. A_PUT_OUTPUT(A_EXTOUT_ADC_CAP_R, capture+1);
  1429. #endif
  1430. if (emu->card_capabilities->emu_model) {
  1431. if (emu->card_capabilities->ca0108_chip) {
  1432. snd_printk(KERN_INFO "EMU2 inputs on\n");
  1433. for (z = 0; z < 0x10; z++) {
  1434. snd_emu10k1_audigy_dsp_convert_32_to_2x16( icode, &ptr, tmp,
  1435. bit_shifter16,
  1436. A3_EMU32IN(z),
  1437. A_FXBUS2(z*2) );
  1438. }
  1439. } else {
  1440. snd_printk(KERN_INFO "EMU inputs on\n");
  1441. /* Capture 16 (originally 8) channels of S32_LE sound */
  1442. /*
  1443. printk(KERN_DEBUG "emufx.c: gpr=0x%x, tmp=0x%x\n",
  1444. gpr, tmp);
  1445. */
  1446. /* For the EMU1010: How to get 32bit values from the DSP. High 16bits into L, low 16bits into R. */
  1447. /* A_P16VIN(0) is delayed by one sample,
  1448. * so all other A_P16VIN channels will need to also be delayed
  1449. */
  1450. /* Left ADC in. 1 of 2 */
  1451. snd_emu10k1_audigy_dsp_convert_32_to_2x16( icode, &ptr, tmp, bit_shifter16, A_P16VIN(0x0), A_FXBUS2(0) );
  1452. /* Right ADC in 1 of 2 */
  1453. gpr_map[gpr++] = 0x00000000;
  1454. /* Delaying by one sample: instead of copying the input
  1455. * value A_P16VIN to output A_FXBUS2 as in the first channel,
  1456. * we use an auxiliary register, delaying the value by one
  1457. * sample
  1458. */
  1459. snd_emu10k1_audigy_dsp_convert_32_to_2x16( icode, &ptr, tmp, bit_shifter16, A_GPR(gpr - 1), A_FXBUS2(2) );
  1460. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0x1), A_C_00000000, A_C_00000000);
  1461. gpr_map[gpr++] = 0x00000000;
  1462. snd_emu10k1_audigy_dsp_convert_32_to_2x16( icode, &ptr, tmp, bit_shifter16, A_GPR(gpr - 1), A_FXBUS2(4) );
  1463. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0x2), A_C_00000000, A_C_00000000);
  1464. gpr_map[gpr++] = 0x00000000;
  1465. snd_emu10k1_audigy_dsp_convert_32_to_2x16( icode, &ptr, tmp, bit_shifter16, A_GPR(gpr - 1), A_FXBUS2(6) );
  1466. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0x3), A_C_00000000, A_C_00000000);
  1467. /* For 96kHz mode */
  1468. /* Left ADC in. 2 of 2 */
  1469. gpr_map[gpr++] = 0x00000000;
  1470. snd_emu10k1_audigy_dsp_convert_32_to_2x16( icode, &ptr, tmp, bit_shifter16, A_GPR(gpr - 1), A_FXBUS2(0x8) );
  1471. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0x4), A_C_00000000, A_C_00000000);
  1472. /* Right ADC in 2 of 2 */
  1473. gpr_map[gpr++] = 0x00000000;
  1474. snd_emu10k1_audigy_dsp_convert_32_to_2x16( icode, &ptr, tmp, bit_shifter16, A_GPR(gpr - 1), A_FXBUS2(0xa) );
  1475. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0x5), A_C_00000000, A_C_00000000);
  1476. gpr_map[gpr++] = 0x00000000;
  1477. snd_emu10k1_audigy_dsp_convert_32_to_2x16( icode, &ptr, tmp, bit_shifter16, A_GPR(gpr - 1), A_FXBUS2(0xc) );
  1478. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0x6), A_C_00000000, A_C_00000000);
  1479. gpr_map[gpr++] = 0x00000000;
  1480. snd_emu10k1_audigy_dsp_convert_32_to_2x16( icode, &ptr, tmp, bit_shifter16, A_GPR(gpr - 1), A_FXBUS2(0xe) );
  1481. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0x7), A_C_00000000, A_C_00000000);
  1482. /* Pavel Hofman - we still have voices, A_FXBUS2s, and
  1483. * A_P16VINs available -
  1484. * let's add 8 more capture channels - total of 16
  1485. */
  1486. gpr_map[gpr++] = 0x00000000;
  1487. snd_emu10k1_audigy_dsp_convert_32_to_2x16(icode, &ptr, tmp,
  1488. bit_shifter16,
  1489. A_GPR(gpr - 1),
  1490. A_FXBUS2(0x10));
  1491. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0x8),
  1492. A_C_00000000, A_C_00000000);
  1493. gpr_map[gpr++] = 0x00000000;
  1494. snd_emu10k1_audigy_dsp_convert_32_to_2x16(icode, &ptr, tmp,
  1495. bit_shifter16,
  1496. A_GPR(gpr - 1),
  1497. A_FXBUS2(0x12));
  1498. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0x9),
  1499. A_C_00000000, A_C_00000000);
  1500. gpr_map[gpr++] = 0x00000000;
  1501. snd_emu10k1_audigy_dsp_convert_32_to_2x16(icode, &ptr, tmp,
  1502. bit_shifter16,
  1503. A_GPR(gpr - 1),
  1504. A_FXBUS2(0x14));
  1505. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0xa),
  1506. A_C_00000000, A_C_00000000);
  1507. gpr_map[gpr++] = 0x00000000;
  1508. snd_emu10k1_audigy_dsp_convert_32_to_2x16(icode, &ptr, tmp,
  1509. bit_shifter16,
  1510. A_GPR(gpr - 1),
  1511. A_FXBUS2(0x16));
  1512. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0xb),
  1513. A_C_00000000, A_C_00000000);
  1514. gpr_map[gpr++] = 0x00000000;
  1515. snd_emu10k1_audigy_dsp_convert_32_to_2x16(icode, &ptr, tmp,
  1516. bit_shifter16,
  1517. A_GPR(gpr - 1),
  1518. A_FXBUS2(0x18));
  1519. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0xc),
  1520. A_C_00000000, A_C_00000000);
  1521. gpr_map[gpr++] = 0x00000000;
  1522. snd_emu10k1_audigy_dsp_convert_32_to_2x16(icode, &ptr, tmp,
  1523. bit_shifter16,
  1524. A_GPR(gpr - 1),
  1525. A_FXBUS2(0x1a));
  1526. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0xd),
  1527. A_C_00000000, A_C_00000000);
  1528. gpr_map[gpr++] = 0x00000000;
  1529. snd_emu10k1_audigy_dsp_convert_32_to_2x16(icode, &ptr, tmp,
  1530. bit_shifter16,
  1531. A_GPR(gpr - 1),
  1532. A_FXBUS2(0x1c));
  1533. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0xe),
  1534. A_C_00000000, A_C_00000000);
  1535. gpr_map[gpr++] = 0x00000000;
  1536. snd_emu10k1_audigy_dsp_convert_32_to_2x16(icode, &ptr, tmp,
  1537. bit_shifter16,
  1538. A_GPR(gpr - 1),
  1539. A_FXBUS2(0x1e));
  1540. A_OP(icode, &ptr, iACC3, A_GPR(gpr - 1), A_P16VIN(0xf),
  1541. A_C_00000000, A_C_00000000);
  1542. }
  1543. #if 0
  1544. for (z = 4; z < 8; z++) {
  1545. A_OP(icode, &ptr, iACC3, A_FXBUS2(z), A_C_00000000, A_C_00000000, A_C_00000000);
  1546. }
  1547. for (z = 0xc; z < 0x10; z++) {
  1548. A_OP(icode, &ptr, iACC3, A_FXBUS2(z), A_C_00000000, A_C_00000000, A_C_00000000);
  1549. }
  1550. #endif
  1551. } else {
  1552. /* EFX capture - capture the 16 EXTINs */
  1553. /* Capture 16 channels of S16_LE sound */
  1554. for (z = 0; z < 16; z++) {
  1555. A_OP(icode, &ptr, iACC3, A_FXBUS2(z), A_C_00000000, A_C_00000000, A_EXTIN(z));
  1556. }
  1557. }
  1558. #endif /* JCD test */
  1559. /*
  1560. * ok, set up done..
  1561. */
  1562. if (gpr > tmp) {
  1563. snd_BUG();
  1564. err = -EIO;
  1565. goto __err;
  1566. }
  1567. /* clear remaining instruction memory */
  1568. while (ptr < 0x400)
  1569. A_OP(icode, &ptr, 0x0f, 0xc0, 0xc0, 0xcf, 0xc0);
  1570. seg = snd_enter_user();
  1571. icode->gpr_add_control_count = nctl;
  1572. icode->gpr_add_controls = (struct snd_emu10k1_fx8010_control_gpr __user *)controls;
  1573. emu->support_tlv = 1; /* support TLV */
  1574. err = snd_emu10k1_icode_poke(emu, icode);
  1575. emu->support_tlv = 0; /* clear again */
  1576. snd_leave_user(seg);
  1577. __err:
  1578. kfree(controls);
  1579. if (icode != NULL) {
  1580. kfree((void __force *)icode->gpr_map);
  1581. kfree(icode);
  1582. }
  1583. return err;
  1584. }
  1585. /*
  1586. * initial DSP configuration for Emu10k1
  1587. */
  1588. /* when volume = max, then copy only to avoid volume modification */
  1589. /* with iMAC0 (negative values) */
  1590. static void __devinit _volume(struct snd_emu10k1_fx8010_code *icode, u32 *ptr, u32 dst, u32 src, u32 vol)
  1591. {
  1592. OP(icode, ptr, iMAC0, dst, C_00000000, src, vol);
  1593. OP(icode, ptr, iANDXOR, C_00000000, vol, C_ffffffff, C_7fffffff);
  1594. OP(icode, ptr, iSKIP, GPR_COND, GPR_COND, CC_REG_NONZERO, C_00000001);
  1595. OP(icode, ptr, iACC3, dst, src, C_00000000, C_00000000);
  1596. }
  1597. static void __devinit _volume_add(struct snd_emu10k1_fx8010_code *icode, u32 *ptr, u32 dst, u32 src, u32 vol)
  1598. {
  1599. OP(icode, ptr, iANDXOR, C_00000000, vol, C_ffffffff, C_7fffffff);
  1600. OP(icode, ptr, iSKIP, GPR_COND, GPR_COND, CC_REG_NONZERO, C_00000002);
  1601. OP(icode, ptr, iMACINT0, dst, dst, src, C_00000001);
  1602. OP(icode, ptr, iSKIP, C_00000000, C_7fffffff, C_7fffffff, C_00000001);
  1603. OP(icode, ptr, iMAC0, dst, dst, src, vol);
  1604. }
  1605. static void __devinit _volume_out(struct snd_emu10k1_fx8010_code *icode, u32 *ptr, u32 dst, u32 src, u32 vol)
  1606. {
  1607. OP(icode, ptr, iANDXOR, C_00000000, vol, C_ffffffff, C_7fffffff);
  1608. OP(icode, ptr, iSKIP, GPR_COND, GPR_COND, CC_REG_NONZERO, C_00000002);
  1609. OP(icode, ptr, iACC3, dst, src, C_00000000, C_00000000);
  1610. OP(icode, ptr, iSKIP, C_00000000, C_7fffffff, C_7fffffff, C_00000001);
  1611. OP(icode, ptr, iMAC0, dst, C_00000000, src, vol);
  1612. }
  1613. #define VOLUME(icode, ptr, dst, src, vol) \
  1614. _volume(icode, ptr, GPR(dst), GPR(src), GPR(vol))
  1615. #define VOLUME_IN(icode, ptr, dst, src, vol) \
  1616. _volume(icode, ptr, GPR(dst), EXTIN(src), GPR(vol))
  1617. #define VOLUME_ADD(icode, ptr, dst, src, vol) \
  1618. _volume_add(icode, ptr, GPR(dst), GPR(src), GPR(vol))
  1619. #define VOLUME_ADDIN(icode, ptr, dst, src, vol) \
  1620. _volume_add(icode, ptr, GPR(dst), EXTIN(src), GPR(vol))
  1621. #define VOLUME_OUT(icode, ptr, dst, src, vol) \
  1622. _volume_out(icode, ptr, EXTOUT(dst), GPR(src), GPR(vol))
  1623. #define _SWITCH(icode, ptr, dst, src, sw) \
  1624. OP((icode), ptr, iMACINT0, dst, C_00000000, src, sw);
  1625. #define SWITCH(icode, ptr, dst, src, sw) \
  1626. _SWITCH(icode, ptr, GPR(dst), GPR(src), GPR(sw))
  1627. #define SWITCH_IN(icode, ptr, dst, src, sw) \
  1628. _SWITCH(icode, ptr, GPR(dst), EXTIN(src), GPR(sw))
  1629. #define _SWITCH_NEG(icode, ptr, dst, src) \
  1630. OP((icode), ptr, iANDXOR, dst, src, C_00000001, C_00000001);
  1631. #define SWITCH_NEG(icode, ptr, dst, src) \
  1632. _SWITCH_NEG(icode, ptr, GPR(dst), GPR(src))
  1633. static int __devinit _snd_emu10k1_init_efx(struct snd_emu10k1 *emu)
  1634. {
  1635. int err, i, z, gpr, tmp, playback, capture;
  1636. u32 ptr;
  1637. struct snd_emu10k1_fx8010_code *icode;
  1638. struct snd_emu10k1_fx8010_pcm_rec *ipcm = NULL;
  1639. struct snd_emu10k1_fx8010_control_gpr *controls = NULL, *ctl;
  1640. u32 *gpr_map;
  1641. mm_segment_t seg;
  1642. if ((icode = kzalloc(sizeof(*icode), GFP_KERNEL)) == NULL)
  1643. return -ENOMEM;
  1644. if ((icode->gpr_map = (u_int32_t __user *)
  1645. kcalloc(256 + 160 + 160 + 2 * 512, sizeof(u_int32_t),
  1646. GFP_KERNEL)) == NULL ||
  1647. (controls = kcalloc(SND_EMU10K1_GPR_CONTROLS,
  1648. sizeof(struct snd_emu10k1_fx8010_control_gpr),
  1649. GFP_KERNEL)) == NULL ||
  1650. (ipcm = kzalloc(sizeof(*ipcm), GFP_KERNEL)) == NULL) {
  1651. err = -ENOMEM;
  1652. goto __err;
  1653. }
  1654. gpr_map = (u32 __force *)icode->gpr_map;
  1655. icode->tram_data_map = icode->gpr_map + 256;
  1656. icode->tram_addr_map = icode->tram_data_map + 160;
  1657. icode->code = icode->tram_addr_map + 160;
  1658. /* clear free GPRs */
  1659. for (i = 0; i < 256; i++)
  1660. set_bit(i, icode->gpr_valid);
  1661. /* clear TRAM data & address lines */
  1662. for (i = 0; i < 160; i++)
  1663. set_bit(i, icode->tram_valid);
  1664. strcpy(icode->name, "SB Live! FX8010 code for ALSA v1.2 by Jaroslav Kysela");
  1665. ptr = 0; i = 0;
  1666. /* we have 12 inputs */
  1667. playback = SND_EMU10K1_INPUTS;
  1668. /* we have 6 playback channels and tone control doubles */
  1669. capture = playback + (SND_EMU10K1_PLAYBACK_CHANNELS * 2);
  1670. gpr = capture + SND_EMU10K1_CAPTURE_CHANNELS;
  1671. tmp = 0x88; /* we need 4 temporary GPR */
  1672. /* from 0x8c to 0xff is the area for tone control */
  1673. /* stop FX processor */
  1674. snd_emu10k1_ptr_write(emu, DBG, 0, (emu->fx8010.dbg = 0) | EMU10K1_DBG_SINGLE_STEP);
  1675. /*
  1676. * Process FX Buses
  1677. */
  1678. OP(icode, &ptr, iMACINT0, GPR(0), C_00000000, FXBUS(FXBUS_PCM_LEFT), C_00000004);
  1679. OP(icode, &ptr, iMACINT0, GPR(1), C_00000000, FXBUS(FXBUS_PCM_RIGHT), C_00000004);
  1680. OP(icode, &ptr, iMACINT0, GPR(2), C_00000000, FXBUS(FXBUS_MIDI_LEFT), C_00000004);
  1681. OP(icode, &ptr, iMACINT0, GPR(3), C_00000000, FXBUS(FXBUS_MIDI_RIGHT), C_00000004);
  1682. OP(icode, &ptr, iMACINT0, GPR(4), C_00000000, FXBUS(FXBUS_PCM_LEFT_REAR), C_00000004);
  1683. OP(icode, &ptr, iMACINT0, GPR(5), C_00000000, FXBUS(FXBUS_PCM_RIGHT_REAR), C_00000004);
  1684. OP(icode, &ptr, iMACINT0, GPR(6), C_00000000, FXBUS(FXBUS_PCM_CENTER), C_00000004);
  1685. OP(icode, &ptr, iMACINT0, GPR(7), C_00000000, FXBUS(FXBUS_PCM_LFE), C_00000004);
  1686. OP(icode, &ptr, iMACINT0, GPR(8), C_00000000, C_00000000, C_00000000); /* S/PDIF left */
  1687. OP(icode, &ptr, iMACINT0, GPR(9), C_00000000, C_00000000, C_00000000); /* S/PDIF right */
  1688. OP(icode, &ptr, iMACINT0, GPR(10), C_00000000, FXBUS(FXBUS_PCM_LEFT_FRONT), C_00000004);
  1689. OP(icode, &ptr, iMACINT0, GPR(11), C_00000000, FXBUS(FXBUS_PCM_RIGHT_FRONT), C_00000004);
  1690. /* Raw S/PDIF PCM */
  1691. ipcm->substream = 0;
  1692. ipcm->channels = 2;
  1693. ipcm->tram_start = 0;
  1694. ipcm->buffer_size = (64 * 1024) / 2;
  1695. ipcm->gpr_size = gpr++;
  1696. ipcm->gpr_ptr = gpr++;
  1697. ipcm->gpr_count = gpr++;
  1698. ipcm->gpr_tmpcount = gpr++;
  1699. ipcm->gpr_trigger = gpr++;
  1700. ipcm->gpr_running = gpr++;
  1701. ipcm->etram[0] = 0;
  1702. ipcm->etram[1] = 1;
  1703. gpr_map[gpr + 0] = 0xfffff000;
  1704. gpr_map[gpr + 1] = 0xffff0000;
  1705. gpr_map[gpr + 2] = 0x70000000;
  1706. gpr_map[gpr + 3] = 0x00000007;
  1707. gpr_map[gpr + 4] = 0x001f << 11;
  1708. gpr_map[gpr + 5] = 0x001c << 11;
  1709. gpr_map[gpr + 6] = (0x22 - 0x01) - 1; /* skip at 01 to 22 */
  1710. gpr_map[gpr + 7] = (0x22 - 0x06) - 1; /* skip at 06 to 22 */
  1711. gpr_map[gpr + 8] = 0x2000000 + (2<<11);
  1712. gpr_map[gpr + 9] = 0x4000000 + (2<<11);
  1713. gpr_map[gpr + 10] = 1<<11;
  1714. gpr_map[gpr + 11] = (0x24 - 0x0a) - 1; /* skip at 0a to 24 */
  1715. gpr_map[gpr + 12] = 0;
  1716. /* if the trigger flag is not set, skip */
  1717. /* 00: */ OP(icode, &ptr, iMAC0, C_00000000, GPR(ipcm->gpr_trigger), C_00000000, C_00000000);
  1718. /* 01: */ OP(icode, &ptr, iSKIP, GPR_COND, GPR_COND, CC_REG_ZERO, GPR(gpr + 6));
  1719. /* if the running flag is set, we're running */
  1720. /* 02: */ OP(icode, &ptr, iMAC0, C_00000000, GPR(ipcm->gpr_running), C_00000000, C_00000000);
  1721. /* 03: */ OP(icode, &ptr, iSKIP, GPR_COND, GPR_COND, CC_REG_NONZERO, C_00000004);
  1722. /* wait until ((GPR_DBAC>>11) & 0x1f) == 0x1c) */
  1723. /* 04: */ OP(icode, &ptr, iANDXOR, GPR(tmp + 0), GPR_DBAC, GPR(gpr + 4), C_00000000);
  1724. /* 05: */ OP(icode, &ptr, iMACINT0, C_00000000, GPR(tmp + 0), C_ffffffff, GPR(gpr + 5));
  1725. /* 06: */ OP(icode, &ptr, iSKIP, GPR_COND, GPR_COND, CC_REG_NONZERO, GPR(gpr + 7));
  1726. /* 07: */ OP(icode, &ptr, iACC3, GPR(gpr + 12), C_00000010, C_00000001, C_00000000);
  1727. /* 08: */ OP(icode, &ptr, iANDXOR, GPR(ipcm->gpr_running), GPR(ipcm->gpr_running), C_00000000, C_00000001);
  1728. /* 09: */ OP(icode, &ptr, iACC3, GPR(gpr + 12), GPR(gpr + 12), C_ffffffff, C_00000000);
  1729. /* 0a: */ OP(icode, &ptr, iSKIP, GPR_COND, GPR_COND, CC_REG_NONZERO, GPR(gpr + 11));
  1730. /* 0b: */ OP(icode, &ptr, iACC3, GPR(gpr + 12), C_00000001, C_00000000, C_00000000);
  1731. /* 0c: */ OP(icode, &ptr, iANDXOR, GPR(tmp + 0), ETRAM_DATA(ipcm->etram[0]), GPR(gpr + 0), C_00000000);
  1732. /* 0d: */ OP(icode, &ptr, iLOG, GPR(tmp + 0), GPR(tmp + 0), GPR(gpr + 3), C_00000000);
  1733. /* 0e: */ OP(icode, &ptr, iANDXOR, GPR(8), GPR(tmp + 0), GPR(gpr + 1), GPR(gpr + 2));
  1734. /* 0f: */ OP(icode, &ptr, iSKIP, C_00000000, GPR_COND, CC_REG_MINUS, C_00000001);
  1735. /* 10: */ OP(icode, &ptr, iANDXOR, GPR(8), GPR(8), GPR(gpr + 1), GPR(gpr + 2));
  1736. /* 11: */ OP(icode, &ptr, iANDXOR, GPR(tmp + 0), ETRAM_DATA(ipcm->etram[1]), GPR(gpr + 0), C_00000000);
  1737. /* 12: */ OP(icode, &ptr, iLOG, GPR(tmp + 0), GPR(tmp + 0), GPR(gpr + 3), C_00000000);
  1738. /* 13: */ OP(icode, &ptr, iANDXOR, GPR(9), GPR(tmp + 0), GPR(gpr + 1), GPR(gpr + 2));
  1739. /* 14: */ OP(icode, &ptr, iSKIP, C_00000000, GPR_COND, CC_REG_MINUS, C_00000001);
  1740. /* 15: */ OP(icode, &ptr, iANDXOR, GPR(9), GPR(9), GPR(gpr + 1), GPR(gpr + 2));
  1741. /* 16: */ OP(icode, &ptr, iACC3, GPR(tmp + 0), GPR(ipcm->gpr_ptr), C_00000001, C_00000000);
  1742. /* 17: */ OP(icode, &ptr, iMACINT0, C_00000000, GPR(tmp + 0), C_ffffffff, GPR(ipcm->gpr_size));
  1743. /* 18: */ OP(icode, &ptr, iSKIP, GPR_COND, GPR_COND, CC_REG_MINUS, C_00000001);
  1744. /* 19: */ OP(icode, &ptr, iACC3, GPR(tmp + 0), C_00000000, C_00000000, C_00000000);
  1745. /* 1a: */ OP(icode, &ptr, iACC3, GPR(ipcm->gpr_ptr), GPR(tmp + 0), C_00000000, C_00000000);
  1746. /* 1b: */ OP(icode, &ptr, iACC3, GPR(ipcm->gpr_tmpcount), GPR(ipcm->gpr_tmpcount), C_ffffffff, C_00000000);
  1747. /* 1c: */ OP(icode, &ptr, iSKIP, GPR_COND, GPR_COND, CC_REG_NONZERO, C_00000002);
  1748. /* 1d: */ OP(icode, &ptr, iACC3, GPR(ipcm->gpr_tmpcount), GPR(ipcm->gpr_count), C_00000000, C_00000000);
  1749. /* 1e: */ OP(icode, &ptr, iACC3, GPR_IRQ, C_80000000, C_00000000, C_00000000);
  1750. /* 1f: */ OP(icode, &ptr, iANDXOR, GPR(ipcm->gpr_running), GPR(ipcm->gpr_running), C_00000001, C_00010000);
  1751. /* 20: */ OP(icode, &ptr, iANDXOR, GPR(ipcm->gpr_running), GPR(ipcm->gpr_running), C_00010000, C_00000001);
  1752. /* 21: */ OP(icode, &ptr, iSKIP, C_00000000, C_7fffffff, C_7fffffff, C_00000002);
  1753. /* 22: */ OP(icode, &ptr, iMACINT1, ETRAM_ADDR(ipcm->etram[0]), GPR(gpr + 8), GPR_DBAC, C_ffffffff);
  1754. /* 23: */ OP(icode, &ptr, iMACINT1, ETRAM_ADDR(ipcm->etram[1]), GPR(gpr + 9), GPR_DBAC, C_ffffffff);
  1755. /* 24: */
  1756. gpr += 13;
  1757. /* Wave Playback Volume */
  1758. for (z = 0; z < 2; z++)
  1759. VOLUME(icode, &ptr, playback + z, z, gpr + z);
  1760. snd_emu10k1_init_stereo_control(controls + i++, "Wave Playback Volume", gpr, 100);
  1761. gpr += 2;
  1762. /* Wave Surround Playback Volume */
  1763. for (z = 0; z < 2; z++)
  1764. VOLUME(icode, &ptr, playback + 2 + z, z, gpr + z);
  1765. snd_emu10k1_init_stereo_control(controls + i++, "Wave Surround Playback Volume", gpr, 0);
  1766. gpr += 2;
  1767. /* Wave Center/LFE Playback Volume */
  1768. OP(icode, &ptr, iACC3, GPR(tmp + 0), FXBUS(FXBUS_PCM_LEFT), FXBUS(FXBUS_PCM_RIGHT), C_00000000);
  1769. OP(icode, &ptr, iMACINT0, GPR(tmp + 0), C_00000000, GPR(tmp + 0), C_00000002);
  1770. VOLUME(icode, &ptr, playback + 4, tmp + 0, gpr);
  1771. snd_emu10k1_init_mono_control(controls + i++, "Wave Center Playback Volume", gpr++, 0);
  1772. VOLUME(icode, &ptr, playback + 5, tmp + 0, gpr);
  1773. snd_emu10k1_init_mono_control(controls + i++, "Wave LFE Playback Volume", gpr++, 0);
  1774. /* Wave Capture Volume + Switch */
  1775. for (z = 0; z < 2; z++) {
  1776. SWITCH(icode, &ptr, tmp + 0, z, gpr + 2 + z);
  1777. VOLUME(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1778. }
  1779. snd_emu10k1_init_stereo_control(controls + i++, "Wave Capture Volume", gpr, 0);
  1780. snd_emu10k1_init_stereo_onoff_control(controls + i++, "Wave Capture Switch", gpr + 2, 0);
  1781. gpr += 4;
  1782. /* Synth Playback Volume */
  1783. for (z = 0; z < 2; z++)
  1784. VOLUME_ADD(icode, &ptr, playback + z, 2 + z, gpr + z);
  1785. snd_emu10k1_init_stereo_control(controls + i++, "Synth Playback Volume", gpr, 100);
  1786. gpr += 2;
  1787. /* Synth Capture Volume + Switch */
  1788. for (z = 0; z < 2; z++) {
  1789. SWITCH(icode, &ptr, tmp + 0, 2 + z, gpr + 2 + z);
  1790. VOLUME_ADD(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1791. }
  1792. snd_emu10k1_init_stereo_control(controls + i++, "Synth Capture Volume", gpr, 0);
  1793. snd_emu10k1_init_stereo_onoff_control(controls + i++, "Synth Capture Switch", gpr + 2, 0);
  1794. gpr += 4;
  1795. /* Surround Digital Playback Volume (renamed later without Digital) */
  1796. for (z = 0; z < 2; z++)
  1797. VOLUME_ADD(icode, &ptr, playback + 2 + z, 4 + z, gpr + z);
  1798. snd_emu10k1_init_stereo_control(controls + i++, "Surround Digital Playback Volume", gpr, 100);
  1799. gpr += 2;
  1800. /* Surround Capture Volume + Switch */
  1801. for (z = 0; z < 2; z++) {
  1802. SWITCH(icode, &ptr, tmp + 0, 4 + z, gpr + 2 + z);
  1803. VOLUME_ADD(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1804. }
  1805. snd_emu10k1_init_stereo_control(controls + i++, "Surround Capture Volume", gpr, 0);
  1806. snd_emu10k1_init_stereo_onoff_control(controls + i++, "Surround Capture Switch", gpr + 2, 0);
  1807. gpr += 4;
  1808. /* Center Playback Volume (renamed later without Digital) */
  1809. VOLUME_ADD(icode, &ptr, playback + 4, 6, gpr);
  1810. snd_emu10k1_init_mono_control(controls + i++, "Center Digital Playback Volume", gpr++, 100);
  1811. /* LFE Playback Volume + Switch (renamed later without Digital) */
  1812. VOLUME_ADD(icode, &ptr, playback + 5, 7, gpr);
  1813. snd_emu10k1_init_mono_control(controls + i++, "LFE Digital Playback Volume", gpr++, 100);
  1814. /* Front Playback Volume */
  1815. for (z = 0; z < 2; z++)
  1816. VOLUME_ADD(icode, &ptr, playback + z, 10 + z, gpr + z);
  1817. snd_emu10k1_init_stereo_control(controls + i++, "Front Playback Volume", gpr, 100);
  1818. gpr += 2;
  1819. /* Front Capture Volume + Switch */
  1820. for (z = 0; z < 2; z++) {
  1821. SWITCH(icode, &ptr, tmp + 0, 10 + z, gpr + 2);
  1822. VOLUME_ADD(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1823. }
  1824. snd_emu10k1_init_stereo_control(controls + i++, "Front Capture Volume", gpr, 0);
  1825. snd_emu10k1_init_mono_onoff_control(controls + i++, "Front Capture Switch", gpr + 2, 0);
  1826. gpr += 3;
  1827. /*
  1828. * Process inputs
  1829. */
  1830. if (emu->fx8010.extin_mask & ((1<<EXTIN_AC97_L)|(1<<EXTIN_AC97_R))) {
  1831. /* AC'97 Playback Volume */
  1832. VOLUME_ADDIN(icode, &ptr, playback + 0, EXTIN_AC97_L, gpr); gpr++;
  1833. VOLUME_ADDIN(icode, &ptr, playback + 1, EXTIN_AC97_R, gpr); gpr++;
  1834. snd_emu10k1_init_stereo_control(controls + i++, "AC97 Playback Volume", gpr-2, 0);
  1835. /* AC'97 Capture Volume */
  1836. VOLUME_ADDIN(icode, &ptr, capture + 0, EXTIN_AC97_L, gpr); gpr++;
  1837. VOLUME_ADDIN(icode, &ptr, capture + 1, EXTIN_AC97_R, gpr); gpr++;
  1838. snd_emu10k1_init_stereo_control(controls + i++, "AC97 Capture Volume", gpr-2, 100);
  1839. }
  1840. if (emu->fx8010.extin_mask & ((1<<EXTIN_SPDIF_CD_L)|(1<<EXTIN_SPDIF_CD_R))) {
  1841. /* IEC958 TTL Playback Volume */
  1842. for (z = 0; z < 2; z++)
  1843. VOLUME_ADDIN(icode, &ptr, playback + z, EXTIN_SPDIF_CD_L + z, gpr + z);
  1844. snd_emu10k1_init_stereo_control(controls + i++, SNDRV_CTL_NAME_IEC958("TTL ",PLAYBACK,VOLUME), gpr, 0);
  1845. gpr += 2;
  1846. /* IEC958 TTL Capture Volume + Switch */
  1847. for (z = 0; z < 2; z++) {
  1848. SWITCH_IN(icode, &ptr, tmp + 0, EXTIN_SPDIF_CD_L + z, gpr + 2 + z);
  1849. VOLUME_ADD(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1850. }
  1851. snd_emu10k1_init_stereo_control(controls + i++, SNDRV_CTL_NAME_IEC958("TTL ",CAPTURE,VOLUME), gpr, 0);
  1852. snd_emu10k1_init_stereo_onoff_control(controls + i++, SNDRV_CTL_NAME_IEC958("TTL ",CAPTURE,SWITCH), gpr + 2, 0);
  1853. gpr += 4;
  1854. }
  1855. if (emu->fx8010.extin_mask & ((1<<EXTIN_ZOOM_L)|(1<<EXTIN_ZOOM_R))) {
  1856. /* Zoom Video Playback Volume */
  1857. for (z = 0; z < 2; z++)
  1858. VOLUME_ADDIN(icode, &ptr, playback + z, EXTIN_ZOOM_L + z, gpr + z);
  1859. snd_emu10k1_init_stereo_control(controls + i++, "Zoom Video Playback Volume", gpr, 0);
  1860. gpr += 2;
  1861. /* Zoom Video Capture Volume + Switch */
  1862. for (z = 0; z < 2; z++) {
  1863. SWITCH_IN(icode, &ptr, tmp + 0, EXTIN_ZOOM_L + z, gpr + 2 + z);
  1864. VOLUME_ADD(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1865. }
  1866. snd_emu10k1_init_stereo_control(controls + i++, "Zoom Video Capture Volume", gpr, 0);
  1867. snd_emu10k1_init_stereo_onoff_control(controls + i++, "Zoom Video Capture Switch", gpr + 2, 0);
  1868. gpr += 4;
  1869. }
  1870. if (emu->fx8010.extin_mask & ((1<<EXTIN_TOSLINK_L)|(1<<EXTIN_TOSLINK_R))) {
  1871. /* IEC958 Optical Playback Volume */
  1872. for (z = 0; z < 2; z++)
  1873. VOLUME_ADDIN(icode, &ptr, playback + z, EXTIN_TOSLINK_L + z, gpr + z);
  1874. snd_emu10k1_init_stereo_control(controls + i++, SNDRV_CTL_NAME_IEC958("LiveDrive ",PLAYBACK,VOLUME), gpr, 0);
  1875. gpr += 2;
  1876. /* IEC958 Optical Capture Volume */
  1877. for (z = 0; z < 2; z++) {
  1878. SWITCH_IN(icode, &ptr, tmp + 0, EXTIN_TOSLINK_L + z, gpr + 2 + z);
  1879. VOLUME_ADD(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1880. }
  1881. snd_emu10k1_init_stereo_control(controls + i++, SNDRV_CTL_NAME_IEC958("LiveDrive ",CAPTURE,VOLUME), gpr, 0);
  1882. snd_emu10k1_init_stereo_onoff_control(controls + i++, SNDRV_CTL_NAME_IEC958("LiveDrive ",CAPTURE,SWITCH), gpr + 2, 0);
  1883. gpr += 4;
  1884. }
  1885. if (emu->fx8010.extin_mask & ((1<<EXTIN_LINE1_L)|(1<<EXTIN_LINE1_R))) {
  1886. /* Line LiveDrive Playback Volume */
  1887. for (z = 0; z < 2; z++)
  1888. VOLUME_ADDIN(icode, &ptr, playback + z, EXTIN_LINE1_L + z, gpr + z);
  1889. snd_emu10k1_init_stereo_control(controls + i++, "Line LiveDrive Playback Volume", gpr, 0);
  1890. gpr += 2;
  1891. /* Line LiveDrive Capture Volume + Switch */
  1892. for (z = 0; z < 2; z++) {
  1893. SWITCH_IN(icode, &ptr, tmp + 0, EXTIN_LINE1_L + z, gpr + 2 + z);
  1894. VOLUME_ADD(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1895. }
  1896. snd_emu10k1_init_stereo_control(controls + i++, "Line LiveDrive Capture Volume", gpr, 0);
  1897. snd_emu10k1_init_stereo_onoff_control(controls + i++, "Line LiveDrive Capture Switch", gpr + 2, 0);
  1898. gpr += 4;
  1899. }
  1900. if (emu->fx8010.extin_mask & ((1<<EXTIN_COAX_SPDIF_L)|(1<<EXTIN_COAX_SPDIF_R))) {
  1901. /* IEC958 Coax Playback Volume */
  1902. for (z = 0; z < 2; z++)
  1903. VOLUME_ADDIN(icode, &ptr, playback + z, EXTIN_COAX_SPDIF_L + z, gpr + z);
  1904. snd_emu10k1_init_stereo_control(controls + i++, SNDRV_CTL_NAME_IEC958("Coaxial ",PLAYBACK,VOLUME), gpr, 0);
  1905. gpr += 2;
  1906. /* IEC958 Coax Capture Volume + Switch */
  1907. for (z = 0; z < 2; z++) {
  1908. SWITCH_IN(icode, &ptr, tmp + 0, EXTIN_COAX_SPDIF_L + z, gpr + 2 + z);
  1909. VOLUME_ADD(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1910. }
  1911. snd_emu10k1_init_stereo_control(controls + i++, SNDRV_CTL_NAME_IEC958("Coaxial ",CAPTURE,VOLUME), gpr, 0);
  1912. snd_emu10k1_init_stereo_onoff_control(controls + i++, SNDRV_CTL_NAME_IEC958("Coaxial ",CAPTURE,SWITCH), gpr + 2, 0);
  1913. gpr += 4;
  1914. }
  1915. if (emu->fx8010.extin_mask & ((1<<EXTIN_LINE2_L)|(1<<EXTIN_LINE2_R))) {
  1916. /* Line LiveDrive Playback Volume */
  1917. for (z = 0; z < 2; z++)
  1918. VOLUME_ADDIN(icode, &ptr, playback + z, EXTIN_LINE2_L + z, gpr + z);
  1919. snd_emu10k1_init_stereo_control(controls + i++, "Line2 LiveDrive Playback Volume", gpr, 0);
  1920. controls[i-1].id.index = 1;
  1921. gpr += 2;
  1922. /* Line LiveDrive Capture Volume */
  1923. for (z = 0; z < 2; z++) {
  1924. SWITCH_IN(icode, &ptr, tmp + 0, EXTIN_LINE2_L + z, gpr + 2 + z);
  1925. VOLUME_ADD(icode, &ptr, capture + z, tmp + 0, gpr + z);
  1926. }
  1927. snd_emu10k1_init_stereo_control(controls + i++, "Line2 LiveDrive Capture Volume", gpr, 0);
  1928. controls[i-1].id.index = 1;
  1929. snd_emu10k1_init_stereo_onoff_control(controls + i++, "Line2 LiveDrive Capture Switch", gpr + 2, 0);
  1930. controls[i-1].id.index = 1;
  1931. gpr += 4;
  1932. }
  1933. /*
  1934. * Process tone control
  1935. */
  1936. OP(icode, &ptr, iACC3, GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 0), GPR(playback + 0), C_00000000, C_00000000); /* left */
  1937. OP(icode, &ptr, iACC3, GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 1), GPR(playback + 1), C_00000000, C_00000000); /* right */
  1938. OP(icode, &ptr, iACC3, GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 2), GPR(playback + 2), C_00000000, C_00000000); /* rear left */
  1939. OP(icode, &ptr, iACC3, GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 3), GPR(playback + 3), C_00000000, C_00000000); /* rear right */
  1940. OP(icode, &ptr, iACC3, GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 4), GPR(playback + 4), C_00000000, C_00000000); /* center */
  1941. OP(icode, &ptr, iACC3, GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 5), GPR(playback + 5), C_00000000, C_00000000); /* LFE */
  1942. ctl = &controls[i + 0];
  1943. ctl->id.iface = SNDRV_CTL_ELEM_IFACE_MIXER;
  1944. strcpy(ctl->id.name, "Tone Control - Bass");
  1945. ctl->vcount = 2;
  1946. ctl->count = 10;
  1947. ctl->min = 0;
  1948. ctl->max = 40;
  1949. ctl->value[0] = ctl->value[1] = 20;
  1950. ctl->translation = EMU10K1_GPR_TRANSLATION_BASS;
  1951. ctl = &controls[i + 1];
  1952. ctl->id.iface = SNDRV_CTL_ELEM_IFACE_MIXER;
  1953. strcpy(ctl->id.name, "Tone Control - Treble");
  1954. ctl->vcount = 2;
  1955. ctl->count = 10;
  1956. ctl->min = 0;
  1957. ctl->max = 40;
  1958. ctl->value[0] = ctl->value[1] = 20;
  1959. ctl->translation = EMU10K1_GPR_TRANSLATION_TREBLE;
  1960. #define BASS_GPR 0x8c
  1961. #define TREBLE_GPR 0x96
  1962. for (z = 0; z < 5; z++) {
  1963. int j;
  1964. for (j = 0; j < 2; j++) {
  1965. controls[i + 0].gpr[z * 2 + j] = BASS_GPR + z * 2 + j;
  1966. controls[i + 1].gpr[z * 2 + j] = TREBLE_GPR + z * 2 + j;
  1967. }
  1968. }
  1969. for (z = 0; z < 3; z++) { /* front/rear/center-lfe */
  1970. int j, k, l, d;
  1971. for (j = 0; j < 2; j++) { /* left/right */
  1972. k = 0xa0 + (z * 8) + (j * 4);
  1973. l = 0xd0 + (z * 8) + (j * 4);
  1974. d = playback + SND_EMU10K1_PLAYBACK_CHANNELS + z * 2 + j;
  1975. OP(icode, &ptr, iMAC0, C_00000000, C_00000000, GPR(d), GPR(BASS_GPR + 0 + j));
  1976. OP(icode, &ptr, iMACMV, GPR(k+1), GPR(k), GPR(k+1), GPR(BASS_GPR + 4 + j));
  1977. OP(icode, &ptr, iMACMV, GPR(k), GPR(d), GPR(k), GPR(BASS_GPR + 2 + j));
  1978. OP(icode, &ptr, iMACMV, GPR(k+3), GPR(k+2), GPR(k+3), GPR(BASS_GPR + 8 + j));
  1979. OP(icode, &ptr, iMAC0, GPR(k+2), GPR_ACCU, GPR(k+2), GPR(BASS_GPR + 6 + j));
  1980. OP(icode, &ptr, iACC3, GPR(k+2), GPR(k+2), GPR(k+2), C_00000000);
  1981. OP(icode, &ptr, iMAC0, C_00000000, C_00000000, GPR(k+2), GPR(TREBLE_GPR + 0 + j));
  1982. OP(icode, &ptr, iMACMV, GPR(l+1), GPR(l), GPR(l+1), GPR(TREBLE_GPR + 4 + j));
  1983. OP(icode, &ptr, iMACMV, GPR(l), GPR(k+2), GPR(l), GPR(TREBLE_GPR + 2 + j));
  1984. OP(icode, &ptr, iMACMV, GPR(l+3), GPR(l+2), GPR(l+3), GPR(TREBLE_GPR + 8 + j));
  1985. OP(icode, &ptr, iMAC0, GPR(l+2), GPR_ACCU, GPR(l+2), GPR(TREBLE_GPR + 6 + j));
  1986. OP(icode, &ptr, iMACINT0, GPR(l+2), C_00000000, GPR(l+2), C_00000010);
  1987. OP(icode, &ptr, iACC3, GPR(d), GPR(l+2), C_00000000, C_00000000);
  1988. if (z == 2) /* center */
  1989. break;
  1990. }
  1991. }
  1992. i += 2;
  1993. #undef BASS_GPR
  1994. #undef TREBLE_GPR
  1995. for (z = 0; z < 6; z++) {
  1996. SWITCH(icode, &ptr, tmp + 0, playback + SND_EMU10K1_PLAYBACK_CHANNELS + z, gpr + 0);
  1997. SWITCH_NEG(icode, &ptr, tmp + 1, gpr + 0);
  1998. SWITCH(icode, &ptr, tmp + 1, playback + z, tmp + 1);
  1999. OP(icode, &ptr, iACC3, GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + z), GPR(tmp + 0), GPR(tmp + 1), C_00000000);
  2000. }
  2001. snd_emu10k1_init_stereo_onoff_control(controls + i++, "Tone Control - Switch", gpr, 0);
  2002. gpr += 2;
  2003. /*
  2004. * Process outputs
  2005. */
  2006. if (emu->fx8010.extout_mask & ((1<<EXTOUT_AC97_L)|(1<<EXTOUT_AC97_R))) {
  2007. /* AC'97 Playback Volume */
  2008. for (z = 0; z < 2; z++)
  2009. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_AC97_L + z), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + z), C_00000000, C_00000000);
  2010. }
  2011. if (emu->fx8010.extout_mask & ((1<<EXTOUT_TOSLINK_L)|(1<<EXTOUT_TOSLINK_R))) {
  2012. /* IEC958 Optical Raw Playback Switch */
  2013. for (z = 0; z < 2; z++) {
  2014. SWITCH(icode, &ptr, tmp + 0, 8 + z, gpr + z);
  2015. SWITCH_NEG(icode, &ptr, tmp + 1, gpr + z);
  2016. SWITCH(icode, &ptr, tmp + 1, playback + SND_EMU10K1_PLAYBACK_CHANNELS + z, tmp + 1);
  2017. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_TOSLINK_L + z), GPR(tmp + 0), GPR(tmp + 1), C_00000000);
  2018. #ifdef EMU10K1_CAPTURE_DIGITAL_OUT
  2019. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_ADC_CAP_L + z), GPR(tmp + 0), GPR(tmp + 1), C_00000000);
  2020. #endif
  2021. }
  2022. snd_emu10k1_init_stereo_onoff_control(controls + i++, SNDRV_CTL_NAME_IEC958("Optical Raw ",PLAYBACK,SWITCH), gpr, 0);
  2023. gpr += 2;
  2024. }
  2025. if (emu->fx8010.extout_mask & ((1<<EXTOUT_HEADPHONE_L)|(1<<EXTOUT_HEADPHONE_R))) {
  2026. /* Headphone Playback Volume */
  2027. for (z = 0; z < 2; z++) {
  2028. SWITCH(icode, &ptr, tmp + 0, playback + SND_EMU10K1_PLAYBACK_CHANNELS + 4 + z, gpr + 2 + z);
  2029. SWITCH_NEG(icode, &ptr, tmp + 1, gpr + 2 + z);
  2030. SWITCH(icode, &ptr, tmp + 1, playback + SND_EMU10K1_PLAYBACK_CHANNELS + z, tmp + 1);
  2031. OP(icode, &ptr, iACC3, GPR(tmp + 0), GPR(tmp + 0), GPR(tmp + 1), C_00000000);
  2032. VOLUME_OUT(icode, &ptr, EXTOUT_HEADPHONE_L + z, tmp + 0, gpr + z);
  2033. }
  2034. snd_emu10k1_init_stereo_control(controls + i++, "Headphone Playback Volume", gpr + 0, 0);
  2035. controls[i-1].id.index = 1; /* AC'97 can have also Headphone control */
  2036. snd_emu10k1_init_mono_onoff_control(controls + i++, "Headphone Center Playback Switch", gpr + 2, 0);
  2037. controls[i-1].id.index = 1;
  2038. snd_emu10k1_init_mono_onoff_control(controls + i++, "Headphone LFE Playback Switch", gpr + 3, 0);
  2039. controls[i-1].id.index = 1;
  2040. gpr += 4;
  2041. }
  2042. if (emu->fx8010.extout_mask & ((1<<EXTOUT_REAR_L)|(1<<EXTOUT_REAR_R)))
  2043. for (z = 0; z < 2; z++)
  2044. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_REAR_L + z), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 2 + z), C_00000000, C_00000000);
  2045. if (emu->fx8010.extout_mask & ((1<<EXTOUT_AC97_REAR_L)|(1<<EXTOUT_AC97_REAR_R)))
  2046. for (z = 0; z < 2; z++)
  2047. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_AC97_REAR_L + z), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 2 + z), C_00000000, C_00000000);
  2048. if (emu->fx8010.extout_mask & (1<<EXTOUT_AC97_CENTER)) {
  2049. #ifndef EMU10K1_CENTER_LFE_FROM_FRONT
  2050. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_AC97_CENTER), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 4), C_00000000, C_00000000);
  2051. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_ACENTER), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 4), C_00000000, C_00000000);
  2052. #else
  2053. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_AC97_CENTER), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 0), C_00000000, C_00000000);
  2054. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_ACENTER), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 0), C_00000000, C_00000000);
  2055. #endif
  2056. }
  2057. if (emu->fx8010.extout_mask & (1<<EXTOUT_AC97_LFE)) {
  2058. #ifndef EMU10K1_CENTER_LFE_FROM_FRONT
  2059. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_AC97_LFE), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 5), C_00000000, C_00000000);
  2060. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_ALFE), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 5), C_00000000, C_00000000);
  2061. #else
  2062. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_AC97_LFE), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 1), C_00000000, C_00000000);
  2063. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_ALFE), GPR(playback + SND_EMU10K1_PLAYBACK_CHANNELS + 1), C_00000000, C_00000000);
  2064. #endif
  2065. }
  2066. #ifndef EMU10K1_CAPTURE_DIGITAL_OUT
  2067. for (z = 0; z < 2; z++)
  2068. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_ADC_CAP_L + z), GPR(capture + z), C_00000000, C_00000000);
  2069. #endif
  2070. if (emu->fx8010.extout_mask & (1<<EXTOUT_MIC_CAP))
  2071. OP(icode, &ptr, iACC3, EXTOUT(EXTOUT_MIC_CAP), GPR(capture + 2), C_00000000, C_00000000);
  2072. /* EFX capture - capture the 16 EXTINS */
  2073. if (emu->card_capabilities->sblive51) {
  2074. /* On the Live! 5.1, FXBUS2(1) and FXBUS(2) are shared with EXTOUT_ACENTER
  2075. * and EXTOUT_ALFE, so we can't connect inputs to them for multitrack recording.
  2076. *
  2077. * Since only 14 of the 16 EXTINs are used, this is not a big problem.
  2078. * We route AC97L and R to FX capture 14 and 15, SPDIF CD in to FX capture
  2079. * 0 and 3, then the rest of the EXTINs to the corresponding FX capture
  2080. * channel. Multitrack recorders will still see the center/lfe output signal
  2081. * on the second and third channels.
  2082. */
  2083. OP(icode, &ptr, iACC3, FXBUS2(14), C_00000000, C_00000000, EXTIN(0));
  2084. OP(icode, &ptr, iACC3, FXBUS2(15), C_00000000, C_00000000, EXTIN(1));
  2085. OP(icode, &ptr, iACC3, FXBUS2(0), C_00000000, C_00000000, EXTIN(2));
  2086. OP(icode, &ptr, iACC3, FXBUS2(3), C_00000000, C_00000000, EXTIN(3));
  2087. for (z = 4; z < 14; z++)
  2088. OP(icode, &ptr, iACC3, FXBUS2(z), C_00000000, C_00000000, EXTIN(z));
  2089. } else {
  2090. for (z = 0; z < 16; z++)
  2091. OP(icode, &ptr, iACC3, FXBUS2(z), C_00000000, C_00000000, EXTIN(z));
  2092. }
  2093. if (gpr > tmp) {
  2094. snd_BUG();
  2095. err = -EIO;
  2096. goto __err;
  2097. }
  2098. if (i > SND_EMU10K1_GPR_CONTROLS) {
  2099. snd_BUG();
  2100. err = -EIO;
  2101. goto __err;
  2102. }
  2103. /* clear remaining instruction memory */
  2104. while (ptr < 0x200)
  2105. OP(icode, &ptr, iACC3, C_00000000, C_00000000, C_00000000, C_00000000);
  2106. if ((err = snd_emu10k1_fx8010_tram_setup(emu, ipcm->buffer_size)) < 0)
  2107. goto __err;
  2108. seg = snd_enter_user();
  2109. icode->gpr_add_control_count = i;
  2110. icode->gpr_add_controls = (struct snd_emu10k1_fx8010_control_gpr __user *)controls;
  2111. emu->support_tlv = 1; /* support TLV */
  2112. err = snd_emu10k1_icode_poke(emu, icode);
  2113. emu->support_tlv = 0; /* clear again */
  2114. snd_leave_user(seg);
  2115. if (err >= 0)
  2116. err = snd_emu10k1_ipcm_poke(emu, ipcm);
  2117. __err:
  2118. kfree(ipcm);
  2119. kfree(controls);
  2120. if (icode != NULL) {
  2121. kfree((void __force *)icode->gpr_map);
  2122. kfree(icode);
  2123. }
  2124. return err;
  2125. }
  2126. int __devinit snd_emu10k1_init_efx(struct snd_emu10k1 *emu)
  2127. {
  2128. spin_lock_init(&emu->fx8010.irq_lock);
  2129. INIT_LIST_HEAD(&emu->fx8010.gpr_ctl);
  2130. if (emu->audigy)
  2131. return _snd_emu10k1_audigy_init_efx(emu);
  2132. else
  2133. return _snd_emu10k1_init_efx(emu);
  2134. }
  2135. void snd_emu10k1_free_efx(struct snd_emu10k1 *emu)
  2136. {
  2137. /* stop processor */
  2138. if (emu->audigy)
  2139. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg = A_DBG_SINGLE_STEP);
  2140. else
  2141. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg = EMU10K1_DBG_SINGLE_STEP);
  2142. }
  2143. #if 0 /* FIXME: who use them? */
  2144. int snd_emu10k1_fx8010_tone_control_activate(struct snd_emu10k1 *emu, int output)
  2145. {
  2146. if (output < 0 || output >= 6)
  2147. return -EINVAL;
  2148. snd_emu10k1_ptr_write(emu, emu->gpr_base + 0x94 + output, 0, 1);
  2149. return 0;
  2150. }
  2151. int snd_emu10k1_fx8010_tone_control_deactivate(struct snd_emu10k1 *emu, int output)
  2152. {
  2153. if (output < 0 || output >= 6)
  2154. return -EINVAL;
  2155. snd_emu10k1_ptr_write(emu, emu->gpr_base + 0x94 + output, 0, 0);
  2156. return 0;
  2157. }
  2158. #endif
  2159. int snd_emu10k1_fx8010_tram_setup(struct snd_emu10k1 *emu, u32 size)
  2160. {
  2161. u8 size_reg = 0;
  2162. /* size is in samples */
  2163. if (size != 0) {
  2164. size = (size - 1) >> 13;
  2165. while (size) {
  2166. size >>= 1;
  2167. size_reg++;
  2168. }
  2169. size = 0x2000 << size_reg;
  2170. }
  2171. if ((emu->fx8010.etram_pages.bytes / 2) == size)
  2172. return 0;
  2173. spin_lock_irq(&emu->emu_lock);
  2174. outl(HCFG_LOCKTANKCACHE_MASK | inl(emu->port + HCFG), emu->port + HCFG);
  2175. spin_unlock_irq(&emu->emu_lock);
  2176. snd_emu10k1_ptr_write(emu, TCB, 0, 0);
  2177. snd_emu10k1_ptr_write(emu, TCBS, 0, 0);
  2178. if (emu->fx8010.etram_pages.area != NULL) {
  2179. snd_dma_free_pages(&emu->fx8010.etram_pages);
  2180. emu->fx8010.etram_pages.area = NULL;
  2181. emu->fx8010.etram_pages.bytes = 0;
  2182. }
  2183. if (size > 0) {
  2184. if (snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV, snd_dma_pci_data(emu->pci),
  2185. size * 2, &emu->fx8010.etram_pages) < 0)
  2186. return -ENOMEM;
  2187. memset(emu->fx8010.etram_pages.area, 0, size * 2);
  2188. snd_emu10k1_ptr_write(emu, TCB, 0, emu->fx8010.etram_pages.addr);
  2189. snd_emu10k1_ptr_write(emu, TCBS, 0, size_reg);
  2190. spin_lock_irq(&emu->emu_lock);
  2191. outl(inl(emu->port + HCFG) & ~HCFG_LOCKTANKCACHE_MASK, emu->port + HCFG);
  2192. spin_unlock_irq(&emu->emu_lock);
  2193. }
  2194. return 0;
  2195. }
  2196. static int snd_emu10k1_fx8010_open(struct snd_hwdep * hw, struct file *file)
  2197. {
  2198. return 0;
  2199. }
  2200. static void copy_string(char *dst, char *src, char *null, int idx)
  2201. {
  2202. if (src == NULL)
  2203. sprintf(dst, "%s %02X", null, idx);
  2204. else
  2205. strcpy(dst, src);
  2206. }
  2207. static void snd_emu10k1_fx8010_info(struct snd_emu10k1 *emu,
  2208. struct snd_emu10k1_fx8010_info *info)
  2209. {
  2210. char **fxbus, **extin, **extout;
  2211. unsigned short fxbus_mask, extin_mask, extout_mask;
  2212. int res;
  2213. info->internal_tram_size = emu->fx8010.itram_size;
  2214. info->external_tram_size = emu->fx8010.etram_pages.bytes / 2;
  2215. fxbus = fxbuses;
  2216. extin = emu->audigy ? audigy_ins : creative_ins;
  2217. extout = emu->audigy ? audigy_outs : creative_outs;
  2218. fxbus_mask = emu->fx8010.fxbus_mask;
  2219. extin_mask = emu->fx8010.extin_mask;
  2220. extout_mask = emu->fx8010.extout_mask;
  2221. for (res = 0; res < 16; res++, fxbus++, extin++, extout++) {
  2222. copy_string(info->fxbus_names[res], fxbus_mask & (1 << res) ? *fxbus : NULL, "FXBUS", res);
  2223. copy_string(info->extin_names[res], extin_mask & (1 << res) ? *extin : NULL, "Unused", res);
  2224. copy_string(info->extout_names[res], extout_mask & (1 << res) ? *extout : NULL, "Unused", res);
  2225. }
  2226. for (res = 16; res < 32; res++, extout++)
  2227. copy_string(info->extout_names[res], extout_mask & (1 << res) ? *extout : NULL, "Unused", res);
  2228. info->gpr_controls = emu->fx8010.gpr_count;
  2229. }
  2230. static int snd_emu10k1_fx8010_ioctl(struct snd_hwdep * hw, struct file *file, unsigned int cmd, unsigned long arg)
  2231. {
  2232. struct snd_emu10k1 *emu = hw->private_data;
  2233. struct snd_emu10k1_fx8010_info *info;
  2234. struct snd_emu10k1_fx8010_code *icode;
  2235. struct snd_emu10k1_fx8010_pcm_rec *ipcm;
  2236. unsigned int addr;
  2237. void __user *argp = (void __user *)arg;
  2238. int res;
  2239. switch (cmd) {
  2240. case SNDRV_EMU10K1_IOCTL_PVERSION:
  2241. emu->support_tlv = 1;
  2242. return put_user(SNDRV_EMU10K1_VERSION, (int __user *)argp);
  2243. case SNDRV_EMU10K1_IOCTL_INFO:
  2244. info = kmalloc(sizeof(*info), GFP_KERNEL);
  2245. if (!info)
  2246. return -ENOMEM;
  2247. snd_emu10k1_fx8010_info(emu, info);
  2248. if (copy_to_user(argp, info, sizeof(*info))) {
  2249. kfree(info);
  2250. return -EFAULT;
  2251. }
  2252. kfree(info);
  2253. return 0;
  2254. case SNDRV_EMU10K1_IOCTL_CODE_POKE:
  2255. if (!capable(CAP_SYS_ADMIN))
  2256. return -EPERM;
  2257. icode = kmalloc(sizeof(*icode), GFP_KERNEL);
  2258. if (icode == NULL)
  2259. return -ENOMEM;
  2260. if (copy_from_user(icode, argp, sizeof(*icode))) {
  2261. kfree(icode);
  2262. return -EFAULT;
  2263. }
  2264. res = snd_emu10k1_icode_poke(emu, icode);
  2265. kfree(icode);
  2266. return res;
  2267. case SNDRV_EMU10K1_IOCTL_CODE_PEEK:
  2268. icode = kmalloc(sizeof(*icode), GFP_KERNEL);
  2269. if (icode == NULL)
  2270. return -ENOMEM;
  2271. if (copy_from_user(icode, argp, sizeof(*icode))) {
  2272. kfree(icode);
  2273. return -EFAULT;
  2274. }
  2275. res = snd_emu10k1_icode_peek(emu, icode);
  2276. if (res == 0 && copy_to_user(argp, icode, sizeof(*icode))) {
  2277. kfree(icode);
  2278. return -EFAULT;
  2279. }
  2280. kfree(icode);
  2281. return res;
  2282. case SNDRV_EMU10K1_IOCTL_PCM_POKE:
  2283. ipcm = kmalloc(sizeof(*ipcm), GFP_KERNEL);
  2284. if (ipcm == NULL)
  2285. return -ENOMEM;
  2286. if (copy_from_user(ipcm, argp, sizeof(*ipcm))) {
  2287. kfree(ipcm);
  2288. return -EFAULT;
  2289. }
  2290. res = snd_emu10k1_ipcm_poke(emu, ipcm);
  2291. kfree(ipcm);
  2292. return res;
  2293. case SNDRV_EMU10K1_IOCTL_PCM_PEEK:
  2294. ipcm = kzalloc(sizeof(*ipcm), GFP_KERNEL);
  2295. if (ipcm == NULL)
  2296. return -ENOMEM;
  2297. if (copy_from_user(ipcm, argp, sizeof(*ipcm))) {
  2298. kfree(ipcm);
  2299. return -EFAULT;
  2300. }
  2301. res = snd_emu10k1_ipcm_peek(emu, ipcm);
  2302. if (res == 0 && copy_to_user(argp, ipcm, sizeof(*ipcm))) {
  2303. kfree(ipcm);
  2304. return -EFAULT;
  2305. }
  2306. kfree(ipcm);
  2307. return res;
  2308. case SNDRV_EMU10K1_IOCTL_TRAM_SETUP:
  2309. if (!capable(CAP_SYS_ADMIN))
  2310. return -EPERM;
  2311. if (get_user(addr, (unsigned int __user *)argp))
  2312. return -EFAULT;
  2313. mutex_lock(&emu->fx8010.lock);
  2314. res = snd_emu10k1_fx8010_tram_setup(emu, addr);
  2315. mutex_unlock(&emu->fx8010.lock);
  2316. return res;
  2317. case SNDRV_EMU10K1_IOCTL_STOP:
  2318. if (!capable(CAP_SYS_ADMIN))
  2319. return -EPERM;
  2320. if (emu->audigy)
  2321. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg |= A_DBG_SINGLE_STEP);
  2322. else
  2323. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg |= EMU10K1_DBG_SINGLE_STEP);
  2324. return 0;
  2325. case SNDRV_EMU10K1_IOCTL_CONTINUE:
  2326. if (!capable(CAP_SYS_ADMIN))
  2327. return -EPERM;
  2328. if (emu->audigy)
  2329. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg = 0);
  2330. else
  2331. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg = 0);
  2332. return 0;
  2333. case SNDRV_EMU10K1_IOCTL_ZERO_TRAM_COUNTER:
  2334. if (!capable(CAP_SYS_ADMIN))
  2335. return -EPERM;
  2336. if (emu->audigy)
  2337. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg | A_DBG_ZC);
  2338. else
  2339. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg | EMU10K1_DBG_ZC);
  2340. udelay(10);
  2341. if (emu->audigy)
  2342. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg);
  2343. else
  2344. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg);
  2345. return 0;
  2346. case SNDRV_EMU10K1_IOCTL_SINGLE_STEP:
  2347. if (!capable(CAP_SYS_ADMIN))
  2348. return -EPERM;
  2349. if (get_user(addr, (unsigned int __user *)argp))
  2350. return -EFAULT;
  2351. if (addr > 0x1ff)
  2352. return -EINVAL;
  2353. if (emu->audigy)
  2354. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg |= A_DBG_SINGLE_STEP | addr);
  2355. else
  2356. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg |= EMU10K1_DBG_SINGLE_STEP | addr);
  2357. udelay(10);
  2358. if (emu->audigy)
  2359. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg |= A_DBG_SINGLE_STEP | A_DBG_STEP_ADDR | addr);
  2360. else
  2361. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg |= EMU10K1_DBG_SINGLE_STEP | EMU10K1_DBG_STEP | addr);
  2362. return 0;
  2363. case SNDRV_EMU10K1_IOCTL_DBG_READ:
  2364. if (emu->audigy)
  2365. addr = snd_emu10k1_ptr_read(emu, A_DBG, 0);
  2366. else
  2367. addr = snd_emu10k1_ptr_read(emu, DBG, 0);
  2368. if (put_user(addr, (unsigned int __user *)argp))
  2369. return -EFAULT;
  2370. return 0;
  2371. }
  2372. return -ENOTTY;
  2373. }
  2374. static int snd_emu10k1_fx8010_release(struct snd_hwdep * hw, struct file *file)
  2375. {
  2376. return 0;
  2377. }
  2378. int __devinit snd_emu10k1_fx8010_new(struct snd_emu10k1 *emu, int device, struct snd_hwdep ** rhwdep)
  2379. {
  2380. struct snd_hwdep *hw;
  2381. int err;
  2382. if (rhwdep)
  2383. *rhwdep = NULL;
  2384. if ((err = snd_hwdep_new(emu->card, "FX8010", device, &hw)) < 0)
  2385. return err;
  2386. strcpy(hw->name, "EMU10K1 (FX8010)");
  2387. hw->iface = SNDRV_HWDEP_IFACE_EMU10K1;
  2388. hw->ops.open = snd_emu10k1_fx8010_open;
  2389. hw->ops.ioctl = snd_emu10k1_fx8010_ioctl;
  2390. hw->ops.release = snd_emu10k1_fx8010_release;
  2391. hw->private_data = emu;
  2392. if (rhwdep)
  2393. *rhwdep = hw;
  2394. return 0;
  2395. }
  2396. #ifdef CONFIG_PM
  2397. int __devinit snd_emu10k1_efx_alloc_pm_buffer(struct snd_emu10k1 *emu)
  2398. {
  2399. int len;
  2400. len = emu->audigy ? 0x200 : 0x100;
  2401. emu->saved_gpr = kmalloc(len * 4, GFP_KERNEL);
  2402. if (! emu->saved_gpr)
  2403. return -ENOMEM;
  2404. len = emu->audigy ? 0x100 : 0xa0;
  2405. emu->tram_val_saved = kmalloc(len * 4, GFP_KERNEL);
  2406. emu->tram_addr_saved = kmalloc(len * 4, GFP_KERNEL);
  2407. if (! emu->tram_val_saved || ! emu->tram_addr_saved)
  2408. return -ENOMEM;
  2409. len = emu->audigy ? 2 * 1024 : 2 * 512;
  2410. emu->saved_icode = vmalloc(len * 4);
  2411. if (! emu->saved_icode)
  2412. return -ENOMEM;
  2413. return 0;
  2414. }
  2415. void snd_emu10k1_efx_free_pm_buffer(struct snd_emu10k1 *emu)
  2416. {
  2417. kfree(emu->saved_gpr);
  2418. kfree(emu->tram_val_saved);
  2419. kfree(emu->tram_addr_saved);
  2420. vfree(emu->saved_icode);
  2421. }
  2422. /*
  2423. * save/restore GPR, TRAM and codes
  2424. */
  2425. void snd_emu10k1_efx_suspend(struct snd_emu10k1 *emu)
  2426. {
  2427. int i, len;
  2428. len = emu->audigy ? 0x200 : 0x100;
  2429. for (i = 0; i < len; i++)
  2430. emu->saved_gpr[i] = snd_emu10k1_ptr_read(emu, emu->gpr_base + i, 0);
  2431. len = emu->audigy ? 0x100 : 0xa0;
  2432. for (i = 0; i < len; i++) {
  2433. emu->tram_val_saved[i] = snd_emu10k1_ptr_read(emu, TANKMEMDATAREGBASE + i, 0);
  2434. emu->tram_addr_saved[i] = snd_emu10k1_ptr_read(emu, TANKMEMADDRREGBASE + i, 0);
  2435. if (emu->audigy) {
  2436. emu->tram_addr_saved[i] >>= 12;
  2437. emu->tram_addr_saved[i] |=
  2438. snd_emu10k1_ptr_read(emu, A_TANKMEMCTLREGBASE + i, 0) << 20;
  2439. }
  2440. }
  2441. len = emu->audigy ? 2 * 1024 : 2 * 512;
  2442. for (i = 0; i < len; i++)
  2443. emu->saved_icode[i] = snd_emu10k1_efx_read(emu, i);
  2444. }
  2445. void snd_emu10k1_efx_resume(struct snd_emu10k1 *emu)
  2446. {
  2447. int i, len;
  2448. /* set up TRAM */
  2449. if (emu->fx8010.etram_pages.bytes > 0) {
  2450. unsigned size, size_reg = 0;
  2451. size = emu->fx8010.etram_pages.bytes / 2;
  2452. size = (size - 1) >> 13;
  2453. while (size) {
  2454. size >>= 1;
  2455. size_reg++;
  2456. }
  2457. outl(HCFG_LOCKTANKCACHE_MASK | inl(emu->port + HCFG), emu->port + HCFG);
  2458. snd_emu10k1_ptr_write(emu, TCB, 0, emu->fx8010.etram_pages.addr);
  2459. snd_emu10k1_ptr_write(emu, TCBS, 0, size_reg);
  2460. outl(inl(emu->port + HCFG) & ~HCFG_LOCKTANKCACHE_MASK, emu->port + HCFG);
  2461. }
  2462. if (emu->audigy)
  2463. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg | A_DBG_SINGLE_STEP);
  2464. else
  2465. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg | EMU10K1_DBG_SINGLE_STEP);
  2466. len = emu->audigy ? 0x200 : 0x100;
  2467. for (i = 0; i < len; i++)
  2468. snd_emu10k1_ptr_write(emu, emu->gpr_base + i, 0, emu->saved_gpr[i]);
  2469. len = emu->audigy ? 0x100 : 0xa0;
  2470. for (i = 0; i < len; i++) {
  2471. snd_emu10k1_ptr_write(emu, TANKMEMDATAREGBASE + i, 0,
  2472. emu->tram_val_saved[i]);
  2473. if (! emu->audigy)
  2474. snd_emu10k1_ptr_write(emu, TANKMEMADDRREGBASE + i, 0,
  2475. emu->tram_addr_saved[i]);
  2476. else {
  2477. snd_emu10k1_ptr_write(emu, TANKMEMADDRREGBASE + i, 0,
  2478. emu->tram_addr_saved[i] << 12);
  2479. snd_emu10k1_ptr_write(emu, TANKMEMADDRREGBASE + i, 0,
  2480. emu->tram_addr_saved[i] >> 20);
  2481. }
  2482. }
  2483. len = emu->audigy ? 2 * 1024 : 2 * 512;
  2484. for (i = 0; i < len; i++)
  2485. snd_emu10k1_efx_write(emu, i, emu->saved_icode[i]);
  2486. /* start FX processor when the DSP code is updated */
  2487. if (emu->audigy)
  2488. snd_emu10k1_ptr_write(emu, A_DBG, 0, emu->fx8010.dbg);
  2489. else
  2490. snd_emu10k1_ptr_write(emu, DBG, 0, emu->fx8010.dbg);
  2491. }
  2492. #endif