bt87x.c 30 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987
  1. /*
  2. * bt87x.c - Brooktree Bt878/Bt879 driver for ALSA
  3. *
  4. * Copyright (c) Clemens Ladisch <clemens@ladisch.de>
  5. *
  6. * based on btaudio.c by Gerd Knorr <kraxel@bytesex.org>
  7. *
  8. *
  9. * This driver is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License as published by
  11. * the Free Software Foundation; either version 2 of the License, or
  12. * (at your option) any later version.
  13. *
  14. * This driver is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  22. */
  23. #include <linux/init.h>
  24. #include <linux/interrupt.h>
  25. #include <linux/pci.h>
  26. #include <linux/slab.h>
  27. #include <linux/moduleparam.h>
  28. #include <linux/bitops.h>
  29. #include <asm/io.h>
  30. #include <sound/core.h>
  31. #include <sound/pcm.h>
  32. #include <sound/pcm_params.h>
  33. #include <sound/control.h>
  34. #include <sound/initval.h>
  35. MODULE_AUTHOR("Clemens Ladisch <clemens@ladisch.de>");
  36. MODULE_DESCRIPTION("Brooktree Bt87x audio driver");
  37. MODULE_LICENSE("GPL");
  38. MODULE_SUPPORTED_DEVICE("{{Brooktree,Bt878},"
  39. "{Brooktree,Bt879}}");
  40. static int index[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS - 1)] = -2}; /* Exclude the first card */
  41. static char *id[SNDRV_CARDS] = SNDRV_DEFAULT_STR; /* ID for this card */
  42. static int enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP; /* Enable this card */
  43. static int digital_rate[SNDRV_CARDS]; /* digital input rate */
  44. static int load_all; /* allow to load the non-whitelisted cards */
  45. module_param_array(index, int, NULL, 0444);
  46. MODULE_PARM_DESC(index, "Index value for Bt87x soundcard");
  47. module_param_array(id, charp, NULL, 0444);
  48. MODULE_PARM_DESC(id, "ID string for Bt87x soundcard");
  49. module_param_array(enable, bool, NULL, 0444);
  50. MODULE_PARM_DESC(enable, "Enable Bt87x soundcard");
  51. module_param_array(digital_rate, int, NULL, 0444);
  52. MODULE_PARM_DESC(digital_rate, "Digital input rate for Bt87x soundcard");
  53. module_param(load_all, bool, 0444);
  54. MODULE_PARM_DESC(load_all, "Allow to load the non-whitelisted cards");
  55. /* register offsets */
  56. #define REG_INT_STAT 0x100 /* interrupt status */
  57. #define REG_INT_MASK 0x104 /* interrupt mask */
  58. #define REG_GPIO_DMA_CTL 0x10c /* audio control */
  59. #define REG_PACKET_LEN 0x110 /* audio packet lengths */
  60. #define REG_RISC_STRT_ADD 0x114 /* RISC program start address */
  61. #define REG_RISC_COUNT 0x120 /* RISC program counter */
  62. /* interrupt bits */
  63. #define INT_OFLOW (1 << 3) /* audio A/D overflow */
  64. #define INT_RISCI (1 << 11) /* RISC instruction IRQ bit set */
  65. #define INT_FBUS (1 << 12) /* FIFO overrun due to bus access latency */
  66. #define INT_FTRGT (1 << 13) /* FIFO overrun due to target latency */
  67. #define INT_FDSR (1 << 14) /* FIFO data stream resynchronization */
  68. #define INT_PPERR (1 << 15) /* PCI parity error */
  69. #define INT_RIPERR (1 << 16) /* RISC instruction parity error */
  70. #define INT_PABORT (1 << 17) /* PCI master or target abort */
  71. #define INT_OCERR (1 << 18) /* invalid opcode */
  72. #define INT_SCERR (1 << 19) /* sync counter overflow */
  73. #define INT_RISC_EN (1 << 27) /* DMA controller running */
  74. #define INT_RISCS_SHIFT 28 /* RISC status bits */
  75. /* audio control bits */
  76. #define CTL_FIFO_ENABLE (1 << 0) /* enable audio data FIFO */
  77. #define CTL_RISC_ENABLE (1 << 1) /* enable audio DMA controller */
  78. #define CTL_PKTP_4 (0 << 2) /* packet mode FIFO trigger point - 4 DWORDs */
  79. #define CTL_PKTP_8 (1 << 2) /* 8 DWORDs */
  80. #define CTL_PKTP_16 (2 << 2) /* 16 DWORDs */
  81. #define CTL_ACAP_EN (1 << 4) /* enable audio capture */
  82. #define CTL_DA_APP (1 << 5) /* GPIO input */
  83. #define CTL_DA_IOM_AFE (0 << 6) /* audio A/D input */
  84. #define CTL_DA_IOM_DA (1 << 6) /* digital audio input */
  85. #define CTL_DA_SDR_SHIFT 8 /* DDF first stage decimation rate */
  86. #define CTL_DA_SDR_MASK (0xf<< 8)
  87. #define CTL_DA_LMT (1 << 12) /* limit audio data values */
  88. #define CTL_DA_ES2 (1 << 13) /* enable DDF stage 2 */
  89. #define CTL_DA_SBR (1 << 14) /* samples rounded to 8 bits */
  90. #define CTL_DA_DPM (1 << 15) /* data packet mode */
  91. #define CTL_DA_LRD_SHIFT 16 /* ALRCK delay */
  92. #define CTL_DA_MLB (1 << 21) /* MSB/LSB format */
  93. #define CTL_DA_LRI (1 << 22) /* left/right indication */
  94. #define CTL_DA_SCE (1 << 23) /* sample clock edge */
  95. #define CTL_A_SEL_STV (0 << 24) /* TV tuner audio input */
  96. #define CTL_A_SEL_SFM (1 << 24) /* FM audio input */
  97. #define CTL_A_SEL_SML (2 << 24) /* mic/line audio input */
  98. #define CTL_A_SEL_SMXC (3 << 24) /* MUX bypass */
  99. #define CTL_A_SEL_SHIFT 24
  100. #define CTL_A_SEL_MASK (3 << 24)
  101. #define CTL_A_PWRDN (1 << 26) /* analog audio power-down */
  102. #define CTL_A_G2X (1 << 27) /* audio gain boost */
  103. #define CTL_A_GAIN_SHIFT 28 /* audio input gain */
  104. #define CTL_A_GAIN_MASK (0xf<<28)
  105. /* RISC instruction opcodes */
  106. #define RISC_WRITE (0x1 << 28) /* write FIFO data to memory at address */
  107. #define RISC_WRITEC (0x5 << 28) /* write FIFO data to memory at current address */
  108. #define RISC_SKIP (0x2 << 28) /* skip FIFO data */
  109. #define RISC_JUMP (0x7 << 28) /* jump to address */
  110. #define RISC_SYNC (0x8 << 28) /* synchronize with FIFO */
  111. /* RISC instruction bits */
  112. #define RISC_BYTES_ENABLE (0xf << 12) /* byte enable bits */
  113. #define RISC_RESYNC ( 1 << 15) /* disable FDSR errors */
  114. #define RISC_SET_STATUS_SHIFT 16 /* set status bits */
  115. #define RISC_RESET_STATUS_SHIFT 20 /* clear status bits */
  116. #define RISC_IRQ ( 1 << 24) /* interrupt */
  117. #define RISC_EOL ( 1 << 26) /* end of line */
  118. #define RISC_SOL ( 1 << 27) /* start of line */
  119. /* SYNC status bits values */
  120. #define RISC_SYNC_FM1 0x6
  121. #define RISC_SYNC_VRO 0xc
  122. #define ANALOG_CLOCK 1792000
  123. #ifdef CONFIG_SND_BT87X_OVERCLOCK
  124. #define CLOCK_DIV_MIN 1
  125. #else
  126. #define CLOCK_DIV_MIN 4
  127. #endif
  128. #define CLOCK_DIV_MAX 15
  129. #define ERROR_INTERRUPTS (INT_FBUS | INT_FTRGT | INT_PPERR | \
  130. INT_RIPERR | INT_PABORT | INT_OCERR)
  131. #define MY_INTERRUPTS (INT_RISCI | ERROR_INTERRUPTS)
  132. /* SYNC, one WRITE per line, one extra WRITE per page boundary, SYNC, JUMP */
  133. #define MAX_RISC_SIZE ((1 + 255 + (PAGE_ALIGN(255 * 4092) / PAGE_SIZE - 1) + 1 + 1) * 8)
  134. /* Cards with configuration information */
  135. enum snd_bt87x_boardid {
  136. SND_BT87X_BOARD_UNKNOWN,
  137. SND_BT87X_BOARD_GENERIC, /* both an & dig interfaces, 32kHz */
  138. SND_BT87X_BOARD_ANALOG, /* board with no external A/D */
  139. SND_BT87X_BOARD_OSPREY2x0,
  140. SND_BT87X_BOARD_OSPREY440,
  141. SND_BT87X_BOARD_AVPHONE98,
  142. };
  143. /* Card configuration */
  144. struct snd_bt87x_board {
  145. int dig_rate; /* Digital input sampling rate */
  146. u32 digital_fmt; /* Register settings for digital input */
  147. unsigned no_analog:1; /* No analog input */
  148. unsigned no_digital:1; /* No digital input */
  149. };
  150. static __devinitdata struct snd_bt87x_board snd_bt87x_boards[] = {
  151. [SND_BT87X_BOARD_UNKNOWN] = {
  152. .dig_rate = 32000, /* just a guess */
  153. },
  154. [SND_BT87X_BOARD_GENERIC] = {
  155. .dig_rate = 32000,
  156. },
  157. [SND_BT87X_BOARD_ANALOG] = {
  158. .no_digital = 1,
  159. },
  160. [SND_BT87X_BOARD_OSPREY2x0] = {
  161. .dig_rate = 44100,
  162. .digital_fmt = CTL_DA_LRI | (1 << CTL_DA_LRD_SHIFT),
  163. },
  164. [SND_BT87X_BOARD_OSPREY440] = {
  165. .dig_rate = 32000,
  166. .digital_fmt = CTL_DA_LRI | (1 << CTL_DA_LRD_SHIFT),
  167. .no_analog = 1,
  168. },
  169. [SND_BT87X_BOARD_AVPHONE98] = {
  170. .dig_rate = 48000,
  171. },
  172. };
  173. struct snd_bt87x {
  174. struct snd_card *card;
  175. struct pci_dev *pci;
  176. struct snd_bt87x_board board;
  177. void __iomem *mmio;
  178. int irq;
  179. spinlock_t reg_lock;
  180. unsigned long opened;
  181. struct snd_pcm_substream *substream;
  182. struct snd_dma_buffer dma_risc;
  183. unsigned int line_bytes;
  184. unsigned int lines;
  185. u32 reg_control;
  186. u32 interrupt_mask;
  187. int current_line;
  188. int pci_parity_errors;
  189. };
  190. enum { DEVICE_DIGITAL, DEVICE_ANALOG };
  191. static inline u32 snd_bt87x_readl(struct snd_bt87x *chip, u32 reg)
  192. {
  193. return readl(chip->mmio + reg);
  194. }
  195. static inline void snd_bt87x_writel(struct snd_bt87x *chip, u32 reg, u32 value)
  196. {
  197. writel(value, chip->mmio + reg);
  198. }
  199. static int snd_bt87x_create_risc(struct snd_bt87x *chip, struct snd_pcm_substream *substream,
  200. unsigned int periods, unsigned int period_bytes)
  201. {
  202. unsigned int i, offset;
  203. u32 *risc;
  204. if (chip->dma_risc.area == NULL) {
  205. if (snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV, snd_dma_pci_data(chip->pci),
  206. PAGE_ALIGN(MAX_RISC_SIZE), &chip->dma_risc) < 0)
  207. return -ENOMEM;
  208. }
  209. risc = (u32 *)chip->dma_risc.area;
  210. offset = 0;
  211. *risc++ = cpu_to_le32(RISC_SYNC | RISC_SYNC_FM1);
  212. *risc++ = cpu_to_le32(0);
  213. for (i = 0; i < periods; ++i) {
  214. u32 rest;
  215. rest = period_bytes;
  216. do {
  217. u32 cmd, len;
  218. unsigned int addr;
  219. len = PAGE_SIZE - (offset % PAGE_SIZE);
  220. if (len > rest)
  221. len = rest;
  222. cmd = RISC_WRITE | len;
  223. if (rest == period_bytes) {
  224. u32 block = i * 16 / periods;
  225. cmd |= RISC_SOL;
  226. cmd |= block << RISC_SET_STATUS_SHIFT;
  227. cmd |= (~block & 0xf) << RISC_RESET_STATUS_SHIFT;
  228. }
  229. if (len == rest)
  230. cmd |= RISC_EOL | RISC_IRQ;
  231. *risc++ = cpu_to_le32(cmd);
  232. addr = snd_pcm_sgbuf_get_addr(substream, offset);
  233. *risc++ = cpu_to_le32(addr);
  234. offset += len;
  235. rest -= len;
  236. } while (rest > 0);
  237. }
  238. *risc++ = cpu_to_le32(RISC_SYNC | RISC_SYNC_VRO);
  239. *risc++ = cpu_to_le32(0);
  240. *risc++ = cpu_to_le32(RISC_JUMP);
  241. *risc++ = cpu_to_le32(chip->dma_risc.addr);
  242. chip->line_bytes = period_bytes;
  243. chip->lines = periods;
  244. return 0;
  245. }
  246. static void snd_bt87x_free_risc(struct snd_bt87x *chip)
  247. {
  248. if (chip->dma_risc.area) {
  249. snd_dma_free_pages(&chip->dma_risc);
  250. chip->dma_risc.area = NULL;
  251. }
  252. }
  253. static void snd_bt87x_pci_error(struct snd_bt87x *chip, unsigned int status)
  254. {
  255. u16 pci_status;
  256. pci_read_config_word(chip->pci, PCI_STATUS, &pci_status);
  257. pci_status &= PCI_STATUS_PARITY | PCI_STATUS_SIG_TARGET_ABORT |
  258. PCI_STATUS_REC_TARGET_ABORT | PCI_STATUS_REC_MASTER_ABORT |
  259. PCI_STATUS_SIG_SYSTEM_ERROR | PCI_STATUS_DETECTED_PARITY;
  260. pci_write_config_word(chip->pci, PCI_STATUS, pci_status);
  261. if (pci_status != PCI_STATUS_DETECTED_PARITY)
  262. snd_printk(KERN_ERR "Aieee - PCI error! status %#08x, PCI status %#04x\n",
  263. status & ERROR_INTERRUPTS, pci_status);
  264. else {
  265. snd_printk(KERN_ERR "Aieee - PCI parity error detected!\n");
  266. /* error 'handling' similar to aic7xxx_pci.c: */
  267. chip->pci_parity_errors++;
  268. if (chip->pci_parity_errors > 20) {
  269. snd_printk(KERN_ERR "Too many PCI parity errors observed.\n");
  270. snd_printk(KERN_ERR "Some device on this bus is generating bad parity.\n");
  271. snd_printk(KERN_ERR "This is an error *observed by*, not *generated by*, this card.\n");
  272. snd_printk(KERN_ERR "PCI parity error checking has been disabled.\n");
  273. chip->interrupt_mask &= ~(INT_PPERR | INT_RIPERR);
  274. snd_bt87x_writel(chip, REG_INT_MASK, chip->interrupt_mask);
  275. }
  276. }
  277. }
  278. static irqreturn_t snd_bt87x_interrupt(int irq, void *dev_id)
  279. {
  280. struct snd_bt87x *chip = dev_id;
  281. unsigned int status, irq_status;
  282. status = snd_bt87x_readl(chip, REG_INT_STAT);
  283. irq_status = status & chip->interrupt_mask;
  284. if (!irq_status)
  285. return IRQ_NONE;
  286. snd_bt87x_writel(chip, REG_INT_STAT, irq_status);
  287. if (irq_status & ERROR_INTERRUPTS) {
  288. if (irq_status & (INT_FBUS | INT_FTRGT))
  289. snd_printk(KERN_WARNING "FIFO overrun, status %#08x\n", status);
  290. if (irq_status & INT_OCERR)
  291. snd_printk(KERN_ERR "internal RISC error, status %#08x\n", status);
  292. if (irq_status & (INT_PPERR | INT_RIPERR | INT_PABORT))
  293. snd_bt87x_pci_error(chip, irq_status);
  294. }
  295. if ((irq_status & INT_RISCI) && (chip->reg_control & CTL_ACAP_EN)) {
  296. int current_block, irq_block;
  297. /* assume that exactly one line has been recorded */
  298. chip->current_line = (chip->current_line + 1) % chip->lines;
  299. /* but check if some interrupts have been skipped */
  300. current_block = chip->current_line * 16 / chip->lines;
  301. irq_block = status >> INT_RISCS_SHIFT;
  302. if (current_block != irq_block)
  303. chip->current_line = (irq_block * chip->lines + 15) / 16;
  304. snd_pcm_period_elapsed(chip->substream);
  305. }
  306. return IRQ_HANDLED;
  307. }
  308. static struct snd_pcm_hardware snd_bt87x_digital_hw = {
  309. .info = SNDRV_PCM_INFO_MMAP |
  310. SNDRV_PCM_INFO_INTERLEAVED |
  311. SNDRV_PCM_INFO_BLOCK_TRANSFER |
  312. SNDRV_PCM_INFO_MMAP_VALID,
  313. .formats = SNDRV_PCM_FMTBIT_S16_LE,
  314. .rates = 0, /* set at runtime */
  315. .channels_min = 2,
  316. .channels_max = 2,
  317. .buffer_bytes_max = 255 * 4092,
  318. .period_bytes_min = 32,
  319. .period_bytes_max = 4092,
  320. .periods_min = 2,
  321. .periods_max = 255,
  322. };
  323. static struct snd_pcm_hardware snd_bt87x_analog_hw = {
  324. .info = SNDRV_PCM_INFO_MMAP |
  325. SNDRV_PCM_INFO_INTERLEAVED |
  326. SNDRV_PCM_INFO_BLOCK_TRANSFER |
  327. SNDRV_PCM_INFO_MMAP_VALID,
  328. .formats = SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S8,
  329. .rates = SNDRV_PCM_RATE_KNOT,
  330. .rate_min = ANALOG_CLOCK / CLOCK_DIV_MAX,
  331. .rate_max = ANALOG_CLOCK / CLOCK_DIV_MIN,
  332. .channels_min = 1,
  333. .channels_max = 1,
  334. .buffer_bytes_max = 255 * 4092,
  335. .period_bytes_min = 32,
  336. .period_bytes_max = 4092,
  337. .periods_min = 2,
  338. .periods_max = 255,
  339. };
  340. static int snd_bt87x_set_digital_hw(struct snd_bt87x *chip, struct snd_pcm_runtime *runtime)
  341. {
  342. chip->reg_control |= CTL_DA_IOM_DA | CTL_A_PWRDN;
  343. runtime->hw = snd_bt87x_digital_hw;
  344. runtime->hw.rates = snd_pcm_rate_to_rate_bit(chip->board.dig_rate);
  345. runtime->hw.rate_min = chip->board.dig_rate;
  346. runtime->hw.rate_max = chip->board.dig_rate;
  347. return 0;
  348. }
  349. static int snd_bt87x_set_analog_hw(struct snd_bt87x *chip, struct snd_pcm_runtime *runtime)
  350. {
  351. static struct snd_ratnum analog_clock = {
  352. .num = ANALOG_CLOCK,
  353. .den_min = CLOCK_DIV_MIN,
  354. .den_max = CLOCK_DIV_MAX,
  355. .den_step = 1
  356. };
  357. static struct snd_pcm_hw_constraint_ratnums constraint_rates = {
  358. .nrats = 1,
  359. .rats = &analog_clock
  360. };
  361. chip->reg_control &= ~(CTL_DA_IOM_DA | CTL_A_PWRDN);
  362. runtime->hw = snd_bt87x_analog_hw;
  363. return snd_pcm_hw_constraint_ratnums(runtime, 0, SNDRV_PCM_HW_PARAM_RATE,
  364. &constraint_rates);
  365. }
  366. static int snd_bt87x_pcm_open(struct snd_pcm_substream *substream)
  367. {
  368. struct snd_bt87x *chip = snd_pcm_substream_chip(substream);
  369. struct snd_pcm_runtime *runtime = substream->runtime;
  370. int err;
  371. if (test_and_set_bit(0, &chip->opened))
  372. return -EBUSY;
  373. if (substream->pcm->device == DEVICE_DIGITAL)
  374. err = snd_bt87x_set_digital_hw(chip, runtime);
  375. else
  376. err = snd_bt87x_set_analog_hw(chip, runtime);
  377. if (err < 0)
  378. goto _error;
  379. err = snd_pcm_hw_constraint_integer(runtime, SNDRV_PCM_HW_PARAM_PERIODS);
  380. if (err < 0)
  381. goto _error;
  382. chip->substream = substream;
  383. return 0;
  384. _error:
  385. clear_bit(0, &chip->opened);
  386. smp_mb__after_clear_bit();
  387. return err;
  388. }
  389. static int snd_bt87x_close(struct snd_pcm_substream *substream)
  390. {
  391. struct snd_bt87x *chip = snd_pcm_substream_chip(substream);
  392. spin_lock_irq(&chip->reg_lock);
  393. chip->reg_control |= CTL_A_PWRDN;
  394. snd_bt87x_writel(chip, REG_GPIO_DMA_CTL, chip->reg_control);
  395. spin_unlock_irq(&chip->reg_lock);
  396. chip->substream = NULL;
  397. clear_bit(0, &chip->opened);
  398. smp_mb__after_clear_bit();
  399. return 0;
  400. }
  401. static int snd_bt87x_hw_params(struct snd_pcm_substream *substream,
  402. struct snd_pcm_hw_params *hw_params)
  403. {
  404. struct snd_bt87x *chip = snd_pcm_substream_chip(substream);
  405. int err;
  406. err = snd_pcm_lib_malloc_pages(substream,
  407. params_buffer_bytes(hw_params));
  408. if (err < 0)
  409. return err;
  410. return snd_bt87x_create_risc(chip, substream,
  411. params_periods(hw_params),
  412. params_period_bytes(hw_params));
  413. }
  414. static int snd_bt87x_hw_free(struct snd_pcm_substream *substream)
  415. {
  416. struct snd_bt87x *chip = snd_pcm_substream_chip(substream);
  417. snd_bt87x_free_risc(chip);
  418. snd_pcm_lib_free_pages(substream);
  419. return 0;
  420. }
  421. static int snd_bt87x_prepare(struct snd_pcm_substream *substream)
  422. {
  423. struct snd_bt87x *chip = snd_pcm_substream_chip(substream);
  424. struct snd_pcm_runtime *runtime = substream->runtime;
  425. int decimation;
  426. spin_lock_irq(&chip->reg_lock);
  427. chip->reg_control &= ~(CTL_DA_SDR_MASK | CTL_DA_SBR);
  428. decimation = (ANALOG_CLOCK + runtime->rate / 4) / runtime->rate;
  429. chip->reg_control |= decimation << CTL_DA_SDR_SHIFT;
  430. if (runtime->format == SNDRV_PCM_FORMAT_S8)
  431. chip->reg_control |= CTL_DA_SBR;
  432. snd_bt87x_writel(chip, REG_GPIO_DMA_CTL, chip->reg_control);
  433. spin_unlock_irq(&chip->reg_lock);
  434. return 0;
  435. }
  436. static int snd_bt87x_start(struct snd_bt87x *chip)
  437. {
  438. spin_lock(&chip->reg_lock);
  439. chip->current_line = 0;
  440. chip->reg_control |= CTL_FIFO_ENABLE | CTL_RISC_ENABLE | CTL_ACAP_EN;
  441. snd_bt87x_writel(chip, REG_RISC_STRT_ADD, chip->dma_risc.addr);
  442. snd_bt87x_writel(chip, REG_PACKET_LEN,
  443. chip->line_bytes | (chip->lines << 16));
  444. snd_bt87x_writel(chip, REG_INT_MASK, chip->interrupt_mask);
  445. snd_bt87x_writel(chip, REG_GPIO_DMA_CTL, chip->reg_control);
  446. spin_unlock(&chip->reg_lock);
  447. return 0;
  448. }
  449. static int snd_bt87x_stop(struct snd_bt87x *chip)
  450. {
  451. spin_lock(&chip->reg_lock);
  452. chip->reg_control &= ~(CTL_FIFO_ENABLE | CTL_RISC_ENABLE | CTL_ACAP_EN);
  453. snd_bt87x_writel(chip, REG_GPIO_DMA_CTL, chip->reg_control);
  454. snd_bt87x_writel(chip, REG_INT_MASK, 0);
  455. snd_bt87x_writel(chip, REG_INT_STAT, MY_INTERRUPTS);
  456. spin_unlock(&chip->reg_lock);
  457. return 0;
  458. }
  459. static int snd_bt87x_trigger(struct snd_pcm_substream *substream, int cmd)
  460. {
  461. struct snd_bt87x *chip = snd_pcm_substream_chip(substream);
  462. switch (cmd) {
  463. case SNDRV_PCM_TRIGGER_START:
  464. return snd_bt87x_start(chip);
  465. case SNDRV_PCM_TRIGGER_STOP:
  466. return snd_bt87x_stop(chip);
  467. default:
  468. return -EINVAL;
  469. }
  470. }
  471. static snd_pcm_uframes_t snd_bt87x_pointer(struct snd_pcm_substream *substream)
  472. {
  473. struct snd_bt87x *chip = snd_pcm_substream_chip(substream);
  474. struct snd_pcm_runtime *runtime = substream->runtime;
  475. return (snd_pcm_uframes_t)bytes_to_frames(runtime, chip->current_line * chip->line_bytes);
  476. }
  477. static struct snd_pcm_ops snd_bt87x_pcm_ops = {
  478. .open = snd_bt87x_pcm_open,
  479. .close = snd_bt87x_close,
  480. .ioctl = snd_pcm_lib_ioctl,
  481. .hw_params = snd_bt87x_hw_params,
  482. .hw_free = snd_bt87x_hw_free,
  483. .prepare = snd_bt87x_prepare,
  484. .trigger = snd_bt87x_trigger,
  485. .pointer = snd_bt87x_pointer,
  486. .page = snd_pcm_sgbuf_ops_page,
  487. };
  488. static int snd_bt87x_capture_volume_info(struct snd_kcontrol *kcontrol,
  489. struct snd_ctl_elem_info *info)
  490. {
  491. info->type = SNDRV_CTL_ELEM_TYPE_INTEGER;
  492. info->count = 1;
  493. info->value.integer.min = 0;
  494. info->value.integer.max = 15;
  495. return 0;
  496. }
  497. static int snd_bt87x_capture_volume_get(struct snd_kcontrol *kcontrol,
  498. struct snd_ctl_elem_value *value)
  499. {
  500. struct snd_bt87x *chip = snd_kcontrol_chip(kcontrol);
  501. value->value.integer.value[0] = (chip->reg_control & CTL_A_GAIN_MASK) >> CTL_A_GAIN_SHIFT;
  502. return 0;
  503. }
  504. static int snd_bt87x_capture_volume_put(struct snd_kcontrol *kcontrol,
  505. struct snd_ctl_elem_value *value)
  506. {
  507. struct snd_bt87x *chip = snd_kcontrol_chip(kcontrol);
  508. u32 old_control;
  509. int changed;
  510. spin_lock_irq(&chip->reg_lock);
  511. old_control = chip->reg_control;
  512. chip->reg_control = (chip->reg_control & ~CTL_A_GAIN_MASK)
  513. | (value->value.integer.value[0] << CTL_A_GAIN_SHIFT);
  514. snd_bt87x_writel(chip, REG_GPIO_DMA_CTL, chip->reg_control);
  515. changed = old_control != chip->reg_control;
  516. spin_unlock_irq(&chip->reg_lock);
  517. return changed;
  518. }
  519. static struct snd_kcontrol_new snd_bt87x_capture_volume = {
  520. .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
  521. .name = "Capture Volume",
  522. .info = snd_bt87x_capture_volume_info,
  523. .get = snd_bt87x_capture_volume_get,
  524. .put = snd_bt87x_capture_volume_put,
  525. };
  526. #define snd_bt87x_capture_boost_info snd_ctl_boolean_mono_info
  527. static int snd_bt87x_capture_boost_get(struct snd_kcontrol *kcontrol,
  528. struct snd_ctl_elem_value *value)
  529. {
  530. struct snd_bt87x *chip = snd_kcontrol_chip(kcontrol);
  531. value->value.integer.value[0] = !! (chip->reg_control & CTL_A_G2X);
  532. return 0;
  533. }
  534. static int snd_bt87x_capture_boost_put(struct snd_kcontrol *kcontrol,
  535. struct snd_ctl_elem_value *value)
  536. {
  537. struct snd_bt87x *chip = snd_kcontrol_chip(kcontrol);
  538. u32 old_control;
  539. int changed;
  540. spin_lock_irq(&chip->reg_lock);
  541. old_control = chip->reg_control;
  542. chip->reg_control = (chip->reg_control & ~CTL_A_G2X)
  543. | (value->value.integer.value[0] ? CTL_A_G2X : 0);
  544. snd_bt87x_writel(chip, REG_GPIO_DMA_CTL, chip->reg_control);
  545. changed = chip->reg_control != old_control;
  546. spin_unlock_irq(&chip->reg_lock);
  547. return changed;
  548. }
  549. static struct snd_kcontrol_new snd_bt87x_capture_boost = {
  550. .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
  551. .name = "Capture Boost",
  552. .info = snd_bt87x_capture_boost_info,
  553. .get = snd_bt87x_capture_boost_get,
  554. .put = snd_bt87x_capture_boost_put,
  555. };
  556. static int snd_bt87x_capture_source_info(struct snd_kcontrol *kcontrol,
  557. struct snd_ctl_elem_info *info)
  558. {
  559. static char *texts[3] = {"TV Tuner", "FM", "Mic/Line"};
  560. info->type = SNDRV_CTL_ELEM_TYPE_ENUMERATED;
  561. info->count = 1;
  562. info->value.enumerated.items = 3;
  563. if (info->value.enumerated.item > 2)
  564. info->value.enumerated.item = 2;
  565. strcpy(info->value.enumerated.name, texts[info->value.enumerated.item]);
  566. return 0;
  567. }
  568. static int snd_bt87x_capture_source_get(struct snd_kcontrol *kcontrol,
  569. struct snd_ctl_elem_value *value)
  570. {
  571. struct snd_bt87x *chip = snd_kcontrol_chip(kcontrol);
  572. value->value.enumerated.item[0] = (chip->reg_control & CTL_A_SEL_MASK) >> CTL_A_SEL_SHIFT;
  573. return 0;
  574. }
  575. static int snd_bt87x_capture_source_put(struct snd_kcontrol *kcontrol,
  576. struct snd_ctl_elem_value *value)
  577. {
  578. struct snd_bt87x *chip = snd_kcontrol_chip(kcontrol);
  579. u32 old_control;
  580. int changed;
  581. spin_lock_irq(&chip->reg_lock);
  582. old_control = chip->reg_control;
  583. chip->reg_control = (chip->reg_control & ~CTL_A_SEL_MASK)
  584. | (value->value.enumerated.item[0] << CTL_A_SEL_SHIFT);
  585. snd_bt87x_writel(chip, REG_GPIO_DMA_CTL, chip->reg_control);
  586. changed = chip->reg_control != old_control;
  587. spin_unlock_irq(&chip->reg_lock);
  588. return changed;
  589. }
  590. static struct snd_kcontrol_new snd_bt87x_capture_source = {
  591. .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
  592. .name = "Capture Source",
  593. .info = snd_bt87x_capture_source_info,
  594. .get = snd_bt87x_capture_source_get,
  595. .put = snd_bt87x_capture_source_put,
  596. };
  597. static int snd_bt87x_free(struct snd_bt87x *chip)
  598. {
  599. if (chip->mmio)
  600. snd_bt87x_stop(chip);
  601. if (chip->irq >= 0)
  602. free_irq(chip->irq, chip);
  603. if (chip->mmio)
  604. iounmap(chip->mmio);
  605. pci_release_regions(chip->pci);
  606. pci_disable_device(chip->pci);
  607. kfree(chip);
  608. return 0;
  609. }
  610. static int snd_bt87x_dev_free(struct snd_device *device)
  611. {
  612. struct snd_bt87x *chip = device->device_data;
  613. return snd_bt87x_free(chip);
  614. }
  615. static int __devinit snd_bt87x_pcm(struct snd_bt87x *chip, int device, char *name)
  616. {
  617. int err;
  618. struct snd_pcm *pcm;
  619. err = snd_pcm_new(chip->card, name, device, 0, 1, &pcm);
  620. if (err < 0)
  621. return err;
  622. pcm->private_data = chip;
  623. strcpy(pcm->name, name);
  624. snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_CAPTURE, &snd_bt87x_pcm_ops);
  625. return snd_pcm_lib_preallocate_pages_for_all(pcm,
  626. SNDRV_DMA_TYPE_DEV_SG,
  627. snd_dma_pci_data(chip->pci),
  628. 128 * 1024,
  629. ALIGN(255 * 4092, 1024));
  630. }
  631. static int __devinit snd_bt87x_create(struct snd_card *card,
  632. struct pci_dev *pci,
  633. struct snd_bt87x **rchip)
  634. {
  635. struct snd_bt87x *chip;
  636. int err;
  637. static struct snd_device_ops ops = {
  638. .dev_free = snd_bt87x_dev_free
  639. };
  640. *rchip = NULL;
  641. err = pci_enable_device(pci);
  642. if (err < 0)
  643. return err;
  644. chip = kzalloc(sizeof(*chip), GFP_KERNEL);
  645. if (!chip) {
  646. pci_disable_device(pci);
  647. return -ENOMEM;
  648. }
  649. chip->card = card;
  650. chip->pci = pci;
  651. chip->irq = -1;
  652. spin_lock_init(&chip->reg_lock);
  653. if ((err = pci_request_regions(pci, "Bt87x audio")) < 0) {
  654. kfree(chip);
  655. pci_disable_device(pci);
  656. return err;
  657. }
  658. chip->mmio = pci_ioremap_bar(pci, 0);
  659. if (!chip->mmio) {
  660. snd_printk(KERN_ERR "cannot remap io memory\n");
  661. err = -ENOMEM;
  662. goto fail;
  663. }
  664. chip->reg_control = CTL_A_PWRDN | CTL_DA_ES2 |
  665. CTL_PKTP_16 | (15 << CTL_DA_SDR_SHIFT);
  666. chip->interrupt_mask = MY_INTERRUPTS;
  667. snd_bt87x_writel(chip, REG_GPIO_DMA_CTL, chip->reg_control);
  668. snd_bt87x_writel(chip, REG_INT_MASK, 0);
  669. snd_bt87x_writel(chip, REG_INT_STAT, MY_INTERRUPTS);
  670. err = request_irq(pci->irq, snd_bt87x_interrupt, IRQF_SHARED,
  671. "Bt87x audio", chip);
  672. if (err < 0) {
  673. snd_printk(KERN_ERR "cannot grab irq %d\n", pci->irq);
  674. goto fail;
  675. }
  676. chip->irq = pci->irq;
  677. pci_set_master(pci);
  678. synchronize_irq(chip->irq);
  679. err = snd_device_new(card, SNDRV_DEV_LOWLEVEL, chip, &ops);
  680. if (err < 0)
  681. goto fail;
  682. snd_card_set_dev(card, &pci->dev);
  683. *rchip = chip;
  684. return 0;
  685. fail:
  686. snd_bt87x_free(chip);
  687. return err;
  688. }
  689. #define BT_DEVICE(chip, subvend, subdev, id) \
  690. { .vendor = PCI_VENDOR_ID_BROOKTREE, \
  691. .device = chip, \
  692. .subvendor = subvend, .subdevice = subdev, \
  693. .driver_data = SND_BT87X_BOARD_ ## id }
  694. /* driver_data is the card id for that device */
  695. static struct pci_device_id snd_bt87x_ids[] = {
  696. /* Hauppauge WinTV series */
  697. BT_DEVICE(PCI_DEVICE_ID_BROOKTREE_878, 0x0070, 0x13eb, GENERIC),
  698. /* Hauppauge WinTV series */
  699. BT_DEVICE(PCI_DEVICE_ID_BROOKTREE_879, 0x0070, 0x13eb, GENERIC),
  700. /* Viewcast Osprey 200 */
  701. BT_DEVICE(PCI_DEVICE_ID_BROOKTREE_878, 0x0070, 0xff01, OSPREY2x0),
  702. /* Viewcast Osprey 440 (rate is configurable via gpio) */
  703. BT_DEVICE(PCI_DEVICE_ID_BROOKTREE_878, 0x0070, 0xff07, OSPREY440),
  704. /* ATI TV-Wonder */
  705. BT_DEVICE(PCI_DEVICE_ID_BROOKTREE_878, 0x1002, 0x0001, GENERIC),
  706. /* Leadtek Winfast tv 2000xp delux */
  707. BT_DEVICE(PCI_DEVICE_ID_BROOKTREE_878, 0x107d, 0x6606, GENERIC),
  708. /* Voodoo TV 200 */
  709. BT_DEVICE(PCI_DEVICE_ID_BROOKTREE_878, 0x121a, 0x3000, GENERIC),
  710. /* AVerMedia Studio No. 103, 203, ...? */
  711. BT_DEVICE(PCI_DEVICE_ID_BROOKTREE_878, 0x1461, 0x0003, AVPHONE98),
  712. /* Prolink PixelView PV-M4900 */
  713. BT_DEVICE(PCI_DEVICE_ID_BROOKTREE_878, 0x1554, 0x4011, GENERIC),
  714. /* Pinnacle Studio PCTV rave */
  715. BT_DEVICE(PCI_DEVICE_ID_BROOKTREE_878, 0xbd11, 0x1200, GENERIC),
  716. { }
  717. };
  718. MODULE_DEVICE_TABLE(pci, snd_bt87x_ids);
  719. /* cards known not to have audio
  720. * (DVB cards use the audio function to transfer MPEG data) */
  721. static struct {
  722. unsigned short subvendor, subdevice;
  723. } blacklist[] __devinitdata = {
  724. {0x0071, 0x0101}, /* Nebula Electronics DigiTV */
  725. {0x11bd, 0x001c}, /* Pinnacle PCTV Sat */
  726. {0x11bd, 0x0026}, /* Pinnacle PCTV SAT CI */
  727. {0x1461, 0x0761}, /* AVermedia AverTV DVB-T */
  728. {0x1461, 0x0771}, /* AVermedia DVB-T 771 */
  729. {0x1822, 0x0001}, /* Twinhan VisionPlus DVB-T */
  730. {0x18ac, 0xd500}, /* DVICO FusionHDTV 5 Lite */
  731. {0x18ac, 0xdb10}, /* DVICO FusionHDTV DVB-T Lite */
  732. {0x18ac, 0xdb11}, /* Ultraview DVB-T Lite */
  733. {0x270f, 0xfc00}, /* Chaintech Digitop DST-1000 DVB-S */
  734. {0x7063, 0x2000}, /* pcHDTV HD-2000 TV */
  735. };
  736. static struct pci_driver driver;
  737. /* return the id of the card, or a negative value if it's blacklisted */
  738. static int __devinit snd_bt87x_detect_card(struct pci_dev *pci)
  739. {
  740. int i;
  741. const struct pci_device_id *supported;
  742. supported = pci_match_id(snd_bt87x_ids, pci);
  743. if (supported && supported->driver_data > 0)
  744. return supported->driver_data;
  745. for (i = 0; i < ARRAY_SIZE(blacklist); ++i)
  746. if (blacklist[i].subvendor == pci->subsystem_vendor &&
  747. blacklist[i].subdevice == pci->subsystem_device) {
  748. snd_printdd(KERN_INFO "card %#04x-%#04x:%#04x has no audio\n",
  749. pci->device, pci->subsystem_vendor, pci->subsystem_device);
  750. return -EBUSY;
  751. }
  752. snd_printk(KERN_INFO "unknown card %#04x-%#04x:%#04x\n",
  753. pci->device, pci->subsystem_vendor, pci->subsystem_device);
  754. snd_printk(KERN_DEBUG "please mail id, board name, and, "
  755. "if it works, the correct digital_rate option to "
  756. "<alsa-devel@alsa-project.org>\n");
  757. return SND_BT87X_BOARD_UNKNOWN;
  758. }
  759. static int __devinit snd_bt87x_probe(struct pci_dev *pci,
  760. const struct pci_device_id *pci_id)
  761. {
  762. static int dev;
  763. struct snd_card *card;
  764. struct snd_bt87x *chip;
  765. int err;
  766. enum snd_bt87x_boardid boardid;
  767. if (!pci_id->driver_data) {
  768. err = snd_bt87x_detect_card(pci);
  769. if (err < 0)
  770. return -ENODEV;
  771. boardid = err;
  772. } else
  773. boardid = pci_id->driver_data;
  774. if (dev >= SNDRV_CARDS)
  775. return -ENODEV;
  776. if (!enable[dev]) {
  777. ++dev;
  778. return -ENOENT;
  779. }
  780. err = snd_card_create(index[dev], id[dev], THIS_MODULE, 0, &card);
  781. if (err < 0)
  782. return err;
  783. err = snd_bt87x_create(card, pci, &chip);
  784. if (err < 0)
  785. goto _error;
  786. memcpy(&chip->board, &snd_bt87x_boards[boardid], sizeof(chip->board));
  787. if (!chip->board.no_digital) {
  788. if (digital_rate[dev] > 0)
  789. chip->board.dig_rate = digital_rate[dev];
  790. chip->reg_control |= chip->board.digital_fmt;
  791. err = snd_bt87x_pcm(chip, DEVICE_DIGITAL, "Bt87x Digital");
  792. if (err < 0)
  793. goto _error;
  794. }
  795. if (!chip->board.no_analog) {
  796. err = snd_bt87x_pcm(chip, DEVICE_ANALOG, "Bt87x Analog");
  797. if (err < 0)
  798. goto _error;
  799. err = snd_ctl_add(card, snd_ctl_new1(
  800. &snd_bt87x_capture_volume, chip));
  801. if (err < 0)
  802. goto _error;
  803. err = snd_ctl_add(card, snd_ctl_new1(
  804. &snd_bt87x_capture_boost, chip));
  805. if (err < 0)
  806. goto _error;
  807. err = snd_ctl_add(card, snd_ctl_new1(
  808. &snd_bt87x_capture_source, chip));
  809. if (err < 0)
  810. goto _error;
  811. }
  812. snd_printk(KERN_INFO "bt87x%d: Using board %d, %sanalog, %sdigital "
  813. "(rate %d Hz)\n", dev, boardid,
  814. chip->board.no_analog ? "no " : "",
  815. chip->board.no_digital ? "no " : "", chip->board.dig_rate);
  816. strcpy(card->driver, "Bt87x");
  817. sprintf(card->shortname, "Brooktree Bt%x", pci->device);
  818. sprintf(card->longname, "%s at %#llx, irq %i",
  819. card->shortname, (unsigned long long)pci_resource_start(pci, 0),
  820. chip->irq);
  821. strcpy(card->mixername, "Bt87x");
  822. err = snd_card_register(card);
  823. if (err < 0)
  824. goto _error;
  825. pci_set_drvdata(pci, card);
  826. ++dev;
  827. return 0;
  828. _error:
  829. snd_card_free(card);
  830. return err;
  831. }
  832. static void __devexit snd_bt87x_remove(struct pci_dev *pci)
  833. {
  834. snd_card_free(pci_get_drvdata(pci));
  835. pci_set_drvdata(pci, NULL);
  836. }
  837. /* default entries for all Bt87x cards - it's not exported */
  838. /* driver_data is set to 0 to call detection */
  839. static struct pci_device_id snd_bt87x_default_ids[] __devinitdata = {
  840. BT_DEVICE(PCI_DEVICE_ID_BROOKTREE_878, PCI_ANY_ID, PCI_ANY_ID, UNKNOWN),
  841. BT_DEVICE(PCI_DEVICE_ID_BROOKTREE_879, PCI_ANY_ID, PCI_ANY_ID, UNKNOWN),
  842. { }
  843. };
  844. static struct pci_driver driver = {
  845. .name = "Bt87x",
  846. .id_table = snd_bt87x_ids,
  847. .probe = snd_bt87x_probe,
  848. .remove = __devexit_p(snd_bt87x_remove),
  849. };
  850. static int __init alsa_card_bt87x_init(void)
  851. {
  852. if (load_all)
  853. driver.id_table = snd_bt87x_default_ids;
  854. return pci_register_driver(&driver);
  855. }
  856. static void __exit alsa_card_bt87x_exit(void)
  857. {
  858. pci_unregister_driver(&driver);
  859. }
  860. module_init(alsa_card_bt87x_init)
  861. module_exit(alsa_card_bt87x_exit)