msi.h 1.5 KB

123456789101112131415161718192021222324252627282930313233343536
  1. /*
  2. * Copyright (C) 2003-2004 Intel
  3. * Copyright (C) Tom Long Nguyen (tom.l.nguyen@intel.com)
  4. */
  5. #ifndef MSI_H
  6. #define MSI_H
  7. #define PCI_MSIX_ENTRY_SIZE 16
  8. #define PCI_MSIX_ENTRY_LOWER_ADDR_OFFSET 0
  9. #define PCI_MSIX_ENTRY_UPPER_ADDR_OFFSET 4
  10. #define PCI_MSIX_ENTRY_DATA_OFFSET 8
  11. #define PCI_MSIX_ENTRY_VECTOR_CTRL_OFFSET 12
  12. #define msi_control_reg(base) (base + PCI_MSI_FLAGS)
  13. #define msi_lower_address_reg(base) (base + PCI_MSI_ADDRESS_LO)
  14. #define msi_upper_address_reg(base) (base + PCI_MSI_ADDRESS_HI)
  15. #define msi_data_reg(base, is64bit) \
  16. ( (is64bit == 1) ? base+PCI_MSI_DATA_64 : base+PCI_MSI_DATA_32 )
  17. #define msi_mask_bits_reg(base, is64bit) \
  18. ( (is64bit == 1) ? base+PCI_MSI_MASK_BIT : base+PCI_MSI_MASK_BIT-4)
  19. #define msi_disable(control) control &= ~PCI_MSI_FLAGS_ENABLE
  20. #define is_64bit_address(control) (!!(control & PCI_MSI_FLAGS_64BIT))
  21. #define is_mask_bit_support(control) (!!(control & PCI_MSI_FLAGS_MASKBIT))
  22. #define msix_table_offset_reg(base) (base + 0x04)
  23. #define msix_pba_offset_reg(base) (base + 0x08)
  24. #define msix_enable(control) control |= PCI_MSIX_FLAGS_ENABLE
  25. #define msix_disable(control) control &= ~PCI_MSIX_FLAGS_ENABLE
  26. #define msix_table_size(control) ((control & PCI_MSIX_FLAGS_QSIZE)+1)
  27. #define multi_msix_capable msix_table_size
  28. #define msix_unmask(address) (address & ~PCI_MSIX_FLAGS_BITMASK)
  29. #define msix_mask(address) (address | PCI_MSIX_FLAGS_BITMASK)
  30. #define msix_is_pending(address) (address & PCI_MSIX_FLAGS_PENDMASK)
  31. #endif /* MSI_H */