rt2x00reg.h 6.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272
  1. /*
  2. Copyright (C) 2004 - 2009 rt2x00 SourceForge Project
  3. <http://rt2x00.serialmonkey.com>
  4. This program is free software; you can redistribute it and/or modify
  5. it under the terms of the GNU General Public License as published by
  6. the Free Software Foundation; either version 2 of the License, or
  7. (at your option) any later version.
  8. This program is distributed in the hope that it will be useful,
  9. but WITHOUT ANY WARRANTY; without even the implied warranty of
  10. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  11. GNU General Public License for more details.
  12. You should have received a copy of the GNU General Public License
  13. along with this program; if not, write to the
  14. Free Software Foundation, Inc.,
  15. 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
  16. */
  17. /*
  18. Module: rt2x00
  19. Abstract: rt2x00 generic register information.
  20. */
  21. #ifndef RT2X00REG_H
  22. #define RT2X00REG_H
  23. /*
  24. * RX crypto status
  25. */
  26. enum rx_crypto {
  27. RX_CRYPTO_SUCCESS = 0,
  28. RX_CRYPTO_FAIL_ICV = 1,
  29. RX_CRYPTO_FAIL_MIC = 2,
  30. RX_CRYPTO_FAIL_KEY = 3,
  31. };
  32. /*
  33. * Antenna values
  34. */
  35. enum antenna {
  36. ANTENNA_SW_DIVERSITY = 0,
  37. ANTENNA_A = 1,
  38. ANTENNA_B = 2,
  39. ANTENNA_HW_DIVERSITY = 3,
  40. };
  41. /*
  42. * Led mode values.
  43. */
  44. enum led_mode {
  45. LED_MODE_DEFAULT = 0,
  46. LED_MODE_TXRX_ACTIVITY = 1,
  47. LED_MODE_SIGNAL_STRENGTH = 2,
  48. LED_MODE_ASUS = 3,
  49. LED_MODE_ALPHA = 4,
  50. };
  51. /*
  52. * TSF sync values
  53. */
  54. enum tsf_sync {
  55. TSF_SYNC_NONE = 0,
  56. TSF_SYNC_INFRA = 1,
  57. TSF_SYNC_BEACON = 2,
  58. };
  59. /*
  60. * Device states
  61. */
  62. enum dev_state {
  63. STATE_DEEP_SLEEP = 0,
  64. STATE_SLEEP = 1,
  65. STATE_STANDBY = 2,
  66. STATE_AWAKE = 3,
  67. /*
  68. * Additional device states, these values are
  69. * not strict since they are not directly passed
  70. * into the device.
  71. */
  72. STATE_RADIO_ON,
  73. STATE_RADIO_OFF,
  74. STATE_RADIO_RX_ON,
  75. STATE_RADIO_RX_OFF,
  76. STATE_RADIO_RX_ON_LINK,
  77. STATE_RADIO_RX_OFF_LINK,
  78. STATE_RADIO_IRQ_ON,
  79. STATE_RADIO_IRQ_OFF,
  80. };
  81. /*
  82. * IFS backoff values
  83. */
  84. enum ifs {
  85. IFS_BACKOFF = 0,
  86. IFS_SIFS = 1,
  87. IFS_NEW_BACKOFF = 2,
  88. IFS_NONE = 3,
  89. };
  90. /*
  91. * Cipher types for hardware encryption
  92. */
  93. enum cipher {
  94. CIPHER_NONE = 0,
  95. CIPHER_WEP64 = 1,
  96. CIPHER_WEP128 = 2,
  97. CIPHER_TKIP = 3,
  98. CIPHER_AES = 4,
  99. /*
  100. * The following fields were added by rt61pci and rt73usb.
  101. */
  102. CIPHER_CKIP64 = 5,
  103. CIPHER_CKIP128 = 6,
  104. CIPHER_TKIP_NO_MIC = 7, /* Don't send to device */
  105. /*
  106. * Max cipher type.
  107. * Note that CIPHER_NONE isn't counted, and CKIP64 and CKIP128
  108. * are excluded due to limitations in mac80211.
  109. */
  110. CIPHER_MAX = 4,
  111. };
  112. /*
  113. * Rate modulations
  114. */
  115. enum rate_modulation {
  116. RATE_MODE_CCK = 0,
  117. RATE_MODE_OFDM = 1,
  118. RATE_MODE_HT_MIX = 2,
  119. RATE_MODE_HT_GREENFIELD = 3,
  120. };
  121. /*
  122. * Firmware validation error codes
  123. */
  124. enum firmware_errors {
  125. FW_OK,
  126. FW_BAD_CRC,
  127. FW_BAD_LENGTH,
  128. FW_BAD_VERSION,
  129. };
  130. /*
  131. * Register handlers.
  132. * We store the position of a register field inside a field structure,
  133. * This will simplify the process of setting and reading a certain field
  134. * inside the register while making sure the process remains byte order safe.
  135. */
  136. struct rt2x00_field8 {
  137. u8 bit_offset;
  138. u8 bit_mask;
  139. };
  140. struct rt2x00_field16 {
  141. u16 bit_offset;
  142. u16 bit_mask;
  143. };
  144. struct rt2x00_field32 {
  145. u32 bit_offset;
  146. u32 bit_mask;
  147. };
  148. /*
  149. * Power of two check, this will check
  150. * if the mask that has been given contains and contiguous set of bits.
  151. * Note that we cannot use the is_power_of_2() function since this
  152. * check must be done at compile-time.
  153. */
  154. #define is_power_of_two(x) ( !((x) & ((x)-1)) )
  155. #define low_bit_mask(x) ( ((x)-1) & ~(x) )
  156. #define is_valid_mask(x) is_power_of_two(1LU + (x) + low_bit_mask(x))
  157. /*
  158. * Macro's to find first set bit in a variable.
  159. * These macro's behaves the same as the __ffs() function with
  160. * the most important difference that this is done during
  161. * compile-time rather then run-time.
  162. */
  163. #define compile_ffs2(__x) \
  164. __builtin_choose_expr(((__x) & 0x1), 0, 1)
  165. #define compile_ffs4(__x) \
  166. __builtin_choose_expr(((__x) & 0x3), \
  167. (compile_ffs2((__x))), \
  168. (compile_ffs2((__x) >> 2) + 2))
  169. #define compile_ffs8(__x) \
  170. __builtin_choose_expr(((__x) & 0xf), \
  171. (compile_ffs4((__x))), \
  172. (compile_ffs4((__x) >> 4) + 4))
  173. #define compile_ffs16(__x) \
  174. __builtin_choose_expr(((__x) & 0xff), \
  175. (compile_ffs8((__x))), \
  176. (compile_ffs8((__x) >> 8) + 8))
  177. #define compile_ffs32(__x) \
  178. __builtin_choose_expr(((__x) & 0xffff), \
  179. (compile_ffs16((__x))), \
  180. (compile_ffs16((__x) >> 16) + 16))
  181. /*
  182. * This macro will check the requirements for the FIELD{8,16,32} macros
  183. * The mask should be a constant non-zero contiguous set of bits which
  184. * does not exceed the given typelimit.
  185. */
  186. #define FIELD_CHECK(__mask, __type) \
  187. BUILD_BUG_ON(!(__mask) || \
  188. !is_valid_mask(__mask) || \
  189. (__mask) != (__type)(__mask)) \
  190. #define FIELD8(__mask) \
  191. ({ \
  192. FIELD_CHECK(__mask, u8); \
  193. (struct rt2x00_field8) { \
  194. compile_ffs8(__mask), (__mask) \
  195. }; \
  196. })
  197. #define FIELD16(__mask) \
  198. ({ \
  199. FIELD_CHECK(__mask, u16); \
  200. (struct rt2x00_field16) { \
  201. compile_ffs16(__mask), (__mask) \
  202. }; \
  203. })
  204. #define FIELD32(__mask) \
  205. ({ \
  206. FIELD_CHECK(__mask, u32); \
  207. (struct rt2x00_field32) { \
  208. compile_ffs32(__mask), (__mask) \
  209. }; \
  210. })
  211. #define SET_FIELD(__reg, __type, __field, __value)\
  212. ({ \
  213. typecheck(__type, __field); \
  214. *(__reg) &= ~((__field).bit_mask); \
  215. *(__reg) |= ((__value) << \
  216. ((__field).bit_offset)) & \
  217. ((__field).bit_mask); \
  218. })
  219. #define GET_FIELD(__reg, __type, __field) \
  220. ({ \
  221. typecheck(__type, __field); \
  222. ((__reg) & ((__field).bit_mask)) >> \
  223. ((__field).bit_offset); \
  224. })
  225. #define rt2x00_set_field32(__reg, __field, __value) \
  226. SET_FIELD(__reg, struct rt2x00_field32, __field, __value)
  227. #define rt2x00_get_field32(__reg, __field) \
  228. GET_FIELD(__reg, struct rt2x00_field32, __field)
  229. #define rt2x00_set_field16(__reg, __field, __value) \
  230. SET_FIELD(__reg, struct rt2x00_field16, __field, __value)
  231. #define rt2x00_get_field16(__reg, __field) \
  232. GET_FIELD(__reg, struct rt2x00_field16, __field)
  233. #define rt2x00_set_field8(__reg, __field, __value) \
  234. SET_FIELD(__reg, struct rt2x00_field8, __field, __value)
  235. #define rt2x00_get_field8(__reg, __field) \
  236. GET_FIELD(__reg, struct rt2x00_field8, __field)
  237. #endif /* RT2X00REG_H */