phy_common.h 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415
  1. #ifndef LINUX_B43_PHY_COMMON_H_
  2. #define LINUX_B43_PHY_COMMON_H_
  3. #include <linux/rfkill.h>
  4. struct b43_wldev;
  5. /* PHY register routing bits */
  6. #define B43_PHYROUTE 0x0C00 /* PHY register routing bits mask */
  7. #define B43_PHYROUTE_BASE 0x0000 /* Base registers */
  8. #define B43_PHYROUTE_OFDM_GPHY 0x0400 /* OFDM register routing for G-PHYs */
  9. #define B43_PHYROUTE_EXT_GPHY 0x0800 /* Extended G-PHY registers */
  10. #define B43_PHYROUTE_N_BMODE 0x0C00 /* N-PHY BMODE registers */
  11. /* CCK (B-PHY) registers. */
  12. #define B43_PHY_CCK(reg) ((reg) | B43_PHYROUTE_BASE)
  13. /* N-PHY registers. */
  14. #define B43_PHY_N(reg) ((reg) | B43_PHYROUTE_BASE)
  15. /* N-PHY BMODE registers. */
  16. #define B43_PHY_N_BMODE(reg) ((reg) | B43_PHYROUTE_N_BMODE)
  17. /* OFDM (A-PHY) registers. */
  18. #define B43_PHY_OFDM(reg) ((reg) | B43_PHYROUTE_OFDM_GPHY)
  19. /* Extended G-PHY registers. */
  20. #define B43_PHY_EXTG(reg) ((reg) | B43_PHYROUTE_EXT_GPHY)
  21. /* Masks for the PHY versioning registers. */
  22. #define B43_PHYVER_ANALOG 0xF000
  23. #define B43_PHYVER_ANALOG_SHIFT 12
  24. #define B43_PHYVER_TYPE 0x0F00
  25. #define B43_PHYVER_TYPE_SHIFT 8
  26. #define B43_PHYVER_VERSION 0x00FF
  27. /**
  28. * enum b43_interference_mitigation - Interference Mitigation mode
  29. *
  30. * @B43_INTERFMODE_NONE: Disabled
  31. * @B43_INTERFMODE_NONWLAN: Non-WLAN Interference Mitigation
  32. * @B43_INTERFMODE_MANUALWLAN: WLAN Interference Mitigation
  33. * @B43_INTERFMODE_AUTOWLAN: Automatic WLAN Interference Mitigation
  34. */
  35. enum b43_interference_mitigation {
  36. B43_INTERFMODE_NONE,
  37. B43_INTERFMODE_NONWLAN,
  38. B43_INTERFMODE_MANUALWLAN,
  39. B43_INTERFMODE_AUTOWLAN,
  40. };
  41. /* Antenna identifiers */
  42. enum {
  43. B43_ANTENNA0, /* Antenna 0 */
  44. B43_ANTENNA1, /* Antenna 0 */
  45. B43_ANTENNA_AUTO1, /* Automatic, starting with antenna 1 */
  46. B43_ANTENNA_AUTO0, /* Automatic, starting with antenna 0 */
  47. B43_ANTENNA2,
  48. B43_ANTENNA3 = 8,
  49. B43_ANTENNA_AUTO = B43_ANTENNA_AUTO0,
  50. B43_ANTENNA_DEFAULT = B43_ANTENNA_AUTO,
  51. };
  52. /**
  53. * enum b43_txpwr_result - Return value for the recalc_txpower PHY op.
  54. *
  55. * @B43_TXPWR_RES_NEED_ADJUST: Values changed. Hardware adjustment is needed.
  56. * @B43_TXPWR_RES_DONE: No more work to do. Everything is done.
  57. */
  58. enum b43_txpwr_result {
  59. B43_TXPWR_RES_NEED_ADJUST,
  60. B43_TXPWR_RES_DONE,
  61. };
  62. /**
  63. * struct b43_phy_operations - Function pointers for PHY ops.
  64. *
  65. * @allocate: Allocate and initialise the PHY data structures.
  66. * Must not be NULL.
  67. * @free: Destroy and free the PHY data structures.
  68. * Must not be NULL.
  69. *
  70. * @prepare_structs: Prepare the PHY data structures.
  71. * The data structures allocated in @allocate are
  72. * initialized here.
  73. * Must not be NULL.
  74. * @prepare_hardware: Prepare the PHY. This is called before b43_chip_init to
  75. * do some early early PHY hardware init.
  76. * Can be NULL, if not required.
  77. * @init: Initialize the PHY.
  78. * Must not be NULL.
  79. * @exit: Shutdown the PHY.
  80. * Can be NULL, if not required.
  81. *
  82. * @phy_read: Read from a PHY register.
  83. * Must not be NULL.
  84. * @phy_write: Write to a PHY register.
  85. * Must not be NULL.
  86. * @radio_read: Read from a Radio register.
  87. * Must not be NULL.
  88. * @radio_write: Write to a Radio register.
  89. * Must not be NULL.
  90. *
  91. * @supports_hwpctl: Returns a boolean whether Hardware Power Control
  92. * is supported or not.
  93. * If NULL, hwpctl is assumed to be never supported.
  94. * @software_rfkill: Turn the radio ON or OFF.
  95. * Possible state values are
  96. * RFKILL_STATE_SOFT_BLOCKED or
  97. * RFKILL_STATE_UNBLOCKED
  98. * Must not be NULL.
  99. * @switch_analog: Turn the Analog on/off.
  100. * Must not be NULL.
  101. * @switch_channel: Switch the radio to another channel.
  102. * Must not be NULL.
  103. * @get_default_chan: Just returns the default channel number.
  104. * Must not be NULL.
  105. * @set_rx_antenna: Set the antenna used for RX.
  106. * Can be NULL, if not supported.
  107. * @interf_mitigation: Switch the Interference Mitigation mode.
  108. * Can be NULL, if not supported.
  109. *
  110. * @recalc_txpower: Recalculate the transmission power parameters.
  111. * This callback has to recalculate the TX power settings,
  112. * but does not need to write them to the hardware, yet.
  113. * Returns enum b43_txpwr_result to indicate whether the hardware
  114. * needs to be adjusted.
  115. * If B43_TXPWR_NEED_ADJUST is returned, @adjust_txpower
  116. * will be called later.
  117. * If the parameter "ignore_tssi" is true, the TSSI values should
  118. * be ignored and a recalculation of the power settings should be
  119. * done even if the TSSI values did not change.
  120. * This callback is called with wl->irq_lock held and must not sleep.
  121. * Must not be NULL.
  122. * @adjust_txpower: Write the previously calculated TX power settings
  123. * (from @recalc_txpower) to the hardware.
  124. * This function may sleep.
  125. * Can be NULL, if (and ONLY if) @recalc_txpower _always_
  126. * returns B43_TXPWR_RES_DONE.
  127. *
  128. * @pwork_15sec: Periodic work. Called every 15 seconds.
  129. * Can be NULL, if not required.
  130. * @pwork_60sec: Periodic work. Called every 60 seconds.
  131. * Can be NULL, if not required.
  132. */
  133. struct b43_phy_operations {
  134. /* Initialisation */
  135. int (*allocate)(struct b43_wldev *dev);
  136. void (*free)(struct b43_wldev *dev);
  137. void (*prepare_structs)(struct b43_wldev *dev);
  138. int (*prepare_hardware)(struct b43_wldev *dev);
  139. int (*init)(struct b43_wldev *dev);
  140. void (*exit)(struct b43_wldev *dev);
  141. /* Register access */
  142. u16 (*phy_read)(struct b43_wldev *dev, u16 reg);
  143. void (*phy_write)(struct b43_wldev *dev, u16 reg, u16 value);
  144. u16 (*radio_read)(struct b43_wldev *dev, u16 reg);
  145. void (*radio_write)(struct b43_wldev *dev, u16 reg, u16 value);
  146. /* Radio */
  147. bool (*supports_hwpctl)(struct b43_wldev *dev);
  148. void (*software_rfkill)(struct b43_wldev *dev, enum rfkill_state state);
  149. void (*switch_analog)(struct b43_wldev *dev, bool on);
  150. int (*switch_channel)(struct b43_wldev *dev, unsigned int new_channel);
  151. unsigned int (*get_default_chan)(struct b43_wldev *dev);
  152. void (*set_rx_antenna)(struct b43_wldev *dev, int antenna);
  153. int (*interf_mitigation)(struct b43_wldev *dev,
  154. enum b43_interference_mitigation new_mode);
  155. /* Transmission power adjustment */
  156. enum b43_txpwr_result (*recalc_txpower)(struct b43_wldev *dev,
  157. bool ignore_tssi);
  158. void (*adjust_txpower)(struct b43_wldev *dev);
  159. /* Misc */
  160. void (*pwork_15sec)(struct b43_wldev *dev);
  161. void (*pwork_60sec)(struct b43_wldev *dev);
  162. };
  163. struct b43_phy_a;
  164. struct b43_phy_g;
  165. struct b43_phy_n;
  166. struct b43_phy_lp;
  167. struct b43_phy {
  168. /* Hardware operation callbacks. */
  169. const struct b43_phy_operations *ops;
  170. /* Most hardware context information is stored in the standard-
  171. * specific data structures pointed to by the pointers below.
  172. * Only one of them is valid (the currently enabled PHY). */
  173. #ifdef CONFIG_B43_DEBUG
  174. /* No union for debug build to force NULL derefs in buggy code. */
  175. struct {
  176. #else
  177. union {
  178. #endif
  179. /* A-PHY specific information */
  180. struct b43_phy_a *a;
  181. /* G-PHY specific information */
  182. struct b43_phy_g *g;
  183. /* N-PHY specific information */
  184. struct b43_phy_n *n;
  185. /* LP-PHY specific information */
  186. struct b43_phy_lp *lp;
  187. };
  188. /* Band support flags. */
  189. bool supports_2ghz;
  190. bool supports_5ghz;
  191. /* GMODE bit enabled? */
  192. bool gmode;
  193. /* Analog Type */
  194. u8 analog;
  195. /* B43_PHYTYPE_ */
  196. u8 type;
  197. /* PHY revision number. */
  198. u8 rev;
  199. /* Radio versioning */
  200. u16 radio_manuf; /* Radio manufacturer */
  201. u16 radio_ver; /* Radio version */
  202. u8 radio_rev; /* Radio revision */
  203. /* Software state of the radio */
  204. bool radio_on;
  205. /* Desired TX power level (in dBm).
  206. * This is set by the user and adjusted in b43_phy_xmitpower(). */
  207. int desired_txpower;
  208. /* Hardware Power Control enabled? */
  209. bool hardware_power_control;
  210. /* The time (in absolute jiffies) when the next TX power output
  211. * check is needed. */
  212. unsigned long next_txpwr_check_time;
  213. /* current channel */
  214. unsigned int channel;
  215. /* PHY TX errors counter. */
  216. atomic_t txerr_cnt;
  217. #ifdef CONFIG_B43_DEBUG
  218. /* PHY registers locked (w.r.t. firmware) */
  219. bool phy_locked;
  220. /* Radio registers locked (w.r.t. firmware) */
  221. bool radio_locked;
  222. #endif /* B43_DEBUG */
  223. };
  224. /**
  225. * b43_phy_allocate - Allocate PHY structs
  226. * Allocate the PHY data structures, based on the current dev->phy.type
  227. */
  228. int b43_phy_allocate(struct b43_wldev *dev);
  229. /**
  230. * b43_phy_free - Free PHY structs
  231. */
  232. void b43_phy_free(struct b43_wldev *dev);
  233. /**
  234. * b43_phy_init - Initialise the PHY
  235. */
  236. int b43_phy_init(struct b43_wldev *dev);
  237. /**
  238. * b43_phy_exit - Cleanup PHY
  239. */
  240. void b43_phy_exit(struct b43_wldev *dev);
  241. /**
  242. * b43_has_hardware_pctl - Hardware Power Control supported?
  243. * Returns a boolean, whether hardware power control is supported.
  244. */
  245. bool b43_has_hardware_pctl(struct b43_wldev *dev);
  246. /**
  247. * b43_phy_read - 16bit PHY register read access
  248. */
  249. u16 b43_phy_read(struct b43_wldev *dev, u16 reg);
  250. /**
  251. * b43_phy_write - 16bit PHY register write access
  252. */
  253. void b43_phy_write(struct b43_wldev *dev, u16 reg, u16 value);
  254. /**
  255. * b43_phy_mask - Mask a PHY register with a mask
  256. */
  257. void b43_phy_mask(struct b43_wldev *dev, u16 offset, u16 mask);
  258. /**
  259. * b43_phy_set - OR a PHY register with a bitmap
  260. */
  261. void b43_phy_set(struct b43_wldev *dev, u16 offset, u16 set);
  262. /**
  263. * b43_phy_maskset - Mask and OR a PHY register with a mask and bitmap
  264. */
  265. void b43_phy_maskset(struct b43_wldev *dev, u16 offset, u16 mask, u16 set);
  266. /**
  267. * b43_radio_read - 16bit Radio register read access
  268. */
  269. u16 b43_radio_read(struct b43_wldev *dev, u16 reg);
  270. #define b43_radio_read16 b43_radio_read /* DEPRECATED */
  271. /**
  272. * b43_radio_write - 16bit Radio register write access
  273. */
  274. void b43_radio_write(struct b43_wldev *dev, u16 reg, u16 value);
  275. #define b43_radio_write16 b43_radio_write /* DEPRECATED */
  276. /**
  277. * b43_radio_mask - Mask a 16bit radio register with a mask
  278. */
  279. void b43_radio_mask(struct b43_wldev *dev, u16 offset, u16 mask);
  280. /**
  281. * b43_radio_set - OR a 16bit radio register with a bitmap
  282. */
  283. void b43_radio_set(struct b43_wldev *dev, u16 offset, u16 set);
  284. /**
  285. * b43_radio_maskset - Mask and OR a radio register with a mask and bitmap
  286. */
  287. void b43_radio_maskset(struct b43_wldev *dev, u16 offset, u16 mask, u16 set);
  288. /**
  289. * b43_radio_lock - Lock firmware radio register access
  290. */
  291. void b43_radio_lock(struct b43_wldev *dev);
  292. /**
  293. * b43_radio_unlock - Unlock firmware radio register access
  294. */
  295. void b43_radio_unlock(struct b43_wldev *dev);
  296. /**
  297. * b43_phy_lock - Lock firmware PHY register access
  298. */
  299. void b43_phy_lock(struct b43_wldev *dev);
  300. /**
  301. * b43_phy_unlock - Unlock firmware PHY register access
  302. */
  303. void b43_phy_unlock(struct b43_wldev *dev);
  304. /**
  305. * b43_switch_channel - Switch to another channel
  306. */
  307. int b43_switch_channel(struct b43_wldev *dev, unsigned int new_channel);
  308. /**
  309. * B43_DEFAULT_CHANNEL - Switch to the default channel.
  310. */
  311. #define B43_DEFAULT_CHANNEL UINT_MAX
  312. /**
  313. * b43_software_rfkill - Turn the radio ON or OFF in software.
  314. */
  315. void b43_software_rfkill(struct b43_wldev *dev, enum rfkill_state state);
  316. /**
  317. * b43_phy_txpower_check - Check TX power output.
  318. *
  319. * Compare the current TX power output to the desired power emission
  320. * and schedule an adjustment in case it mismatches.
  321. * Requires wl->irq_lock locked.
  322. *
  323. * @flags: OR'ed enum b43_phy_txpower_check_flags flags.
  324. * See the docs below.
  325. */
  326. void b43_phy_txpower_check(struct b43_wldev *dev, unsigned int flags);
  327. /**
  328. * enum b43_phy_txpower_check_flags - Flags for b43_phy_txpower_check()
  329. *
  330. * @B43_TXPWR_IGNORE_TIME: Ignore the schedule time and force-redo
  331. * the check now.
  332. * @B43_TXPWR_IGNORE_TSSI: Redo the recalculation, even if the average
  333. * TSSI did not change.
  334. */
  335. enum b43_phy_txpower_check_flags {
  336. B43_TXPWR_IGNORE_TIME = (1 << 0),
  337. B43_TXPWR_IGNORE_TSSI = (1 << 1),
  338. };
  339. struct work_struct;
  340. void b43_phy_txpower_adjust_work(struct work_struct *work);
  341. /**
  342. * b43_phy_shm_tssi_read - Read the average of the last 4 TSSI from SHM.
  343. *
  344. * @shm_offset: The SHM address to read the values from.
  345. *
  346. * Returns the average of the 4 TSSI values, or a negative error code.
  347. */
  348. int b43_phy_shm_tssi_read(struct b43_wldev *dev, u16 shm_offset);
  349. /**
  350. * b43_phy_switch_analog_generic - Generic PHY operation for switching the Analog.
  351. *
  352. * It does the switching based on the PHY0 core register.
  353. * Do _not_ call this directly. Only use it as a switch_analog callback
  354. * for struct b43_phy_operations.
  355. */
  356. void b43_phyop_switch_analog_generic(struct b43_wldev *dev, bool on);
  357. #endif /* LINUX_B43_PHY_COMMON_H_ */