cicada.c 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161
  1. /*
  2. * drivers/net/phy/cicada.c
  3. *
  4. * Driver for Cicada PHYs
  5. *
  6. * Author: Andy Fleming
  7. *
  8. * Copyright (c) 2004 Freescale Semiconductor, Inc.
  9. *
  10. * This program is free software; you can redistribute it and/or modify it
  11. * under the terms of the GNU General Public License as published by the
  12. * Free Software Foundation; either version 2 of the License, or (at your
  13. * option) any later version.
  14. *
  15. */
  16. #include <linux/kernel.h>
  17. #include <linux/string.h>
  18. #include <linux/errno.h>
  19. #include <linux/unistd.h>
  20. #include <linux/slab.h>
  21. #include <linux/interrupt.h>
  22. #include <linux/init.h>
  23. #include <linux/delay.h>
  24. #include <linux/netdevice.h>
  25. #include <linux/etherdevice.h>
  26. #include <linux/skbuff.h>
  27. #include <linux/spinlock.h>
  28. #include <linux/mm.h>
  29. #include <linux/module.h>
  30. #include <linux/mii.h>
  31. #include <linux/ethtool.h>
  32. #include <linux/phy.h>
  33. #include <asm/io.h>
  34. #include <asm/irq.h>
  35. #include <asm/uaccess.h>
  36. /* Cicada Extended Control Register 1 */
  37. #define MII_CIS8201_EXT_CON1 0x17
  38. #define MII_CIS8201_EXTCON1_INIT 0x0000
  39. /* Cicada Interrupt Mask Register */
  40. #define MII_CIS8201_IMASK 0x19
  41. #define MII_CIS8201_IMASK_IEN 0x8000
  42. #define MII_CIS8201_IMASK_SPEED 0x4000
  43. #define MII_CIS8201_IMASK_LINK 0x2000
  44. #define MII_CIS8201_IMASK_DUPLEX 0x1000
  45. #define MII_CIS8201_IMASK_MASK 0xf000
  46. /* Cicada Interrupt Status Register */
  47. #define MII_CIS8201_ISTAT 0x1a
  48. #define MII_CIS8201_ISTAT_STATUS 0x8000
  49. #define MII_CIS8201_ISTAT_SPEED 0x4000
  50. #define MII_CIS8201_ISTAT_LINK 0x2000
  51. #define MII_CIS8201_ISTAT_DUPLEX 0x1000
  52. /* Cicada Auxiliary Control/Status Register */
  53. #define MII_CIS8201_AUX_CONSTAT 0x1c
  54. #define MII_CIS8201_AUXCONSTAT_INIT 0x0004
  55. #define MII_CIS8201_AUXCONSTAT_DUPLEX 0x0020
  56. #define MII_CIS8201_AUXCONSTAT_SPEED 0x0018
  57. #define MII_CIS8201_AUXCONSTAT_GBIT 0x0010
  58. #define MII_CIS8201_AUXCONSTAT_100 0x0008
  59. MODULE_DESCRIPTION("Cicadia PHY driver");
  60. MODULE_AUTHOR("Andy Fleming");
  61. MODULE_LICENSE("GPL");
  62. static int cis820x_config_init(struct phy_device *phydev)
  63. {
  64. int err;
  65. err = phy_write(phydev, MII_CIS8201_AUX_CONSTAT,
  66. MII_CIS8201_AUXCONSTAT_INIT);
  67. if (err < 0)
  68. return err;
  69. err = phy_write(phydev, MII_CIS8201_EXT_CON1,
  70. MII_CIS8201_EXTCON1_INIT);
  71. return err;
  72. }
  73. static int cis820x_ack_interrupt(struct phy_device *phydev)
  74. {
  75. int err = phy_read(phydev, MII_CIS8201_ISTAT);
  76. return (err < 0) ? err : 0;
  77. }
  78. static int cis820x_config_intr(struct phy_device *phydev)
  79. {
  80. int err;
  81. if(phydev->interrupts == PHY_INTERRUPT_ENABLED)
  82. err = phy_write(phydev, MII_CIS8201_IMASK,
  83. MII_CIS8201_IMASK_MASK);
  84. else
  85. err = phy_write(phydev, MII_CIS8201_IMASK, 0);
  86. return err;
  87. }
  88. /* Cicada 8201, a.k.a Vitesse VSC8201 */
  89. static struct phy_driver cis8201_driver = {
  90. .phy_id = 0x000fc410,
  91. .name = "Cicada Cis8201",
  92. .phy_id_mask = 0x000ffff0,
  93. .features = PHY_GBIT_FEATURES,
  94. .flags = PHY_HAS_INTERRUPT,
  95. .config_init = &cis820x_config_init,
  96. .config_aneg = &genphy_config_aneg,
  97. .read_status = &genphy_read_status,
  98. .ack_interrupt = &cis820x_ack_interrupt,
  99. .config_intr = &cis820x_config_intr,
  100. .driver = { .owner = THIS_MODULE,},
  101. };
  102. /* Cicada 8204 */
  103. static struct phy_driver cis8204_driver = {
  104. .phy_id = 0x000fc440,
  105. .name = "Cicada Cis8204",
  106. .phy_id_mask = 0x000fffc0,
  107. .features = PHY_GBIT_FEATURES,
  108. .flags = PHY_HAS_INTERRUPT,
  109. .config_init = &cis820x_config_init,
  110. .config_aneg = &genphy_config_aneg,
  111. .read_status = &genphy_read_status,
  112. .ack_interrupt = &cis820x_ack_interrupt,
  113. .config_intr = &cis820x_config_intr,
  114. .driver = { .owner = THIS_MODULE,},
  115. };
  116. static int __init cicada_init(void)
  117. {
  118. int ret;
  119. ret = phy_driver_register(&cis8204_driver);
  120. if (ret)
  121. goto err1;
  122. ret = phy_driver_register(&cis8201_driver);
  123. if (ret)
  124. goto err2;
  125. return 0;
  126. err2:
  127. phy_driver_unregister(&cis8204_driver);
  128. err1:
  129. return ret;
  130. }
  131. static void __exit cicada_exit(void)
  132. {
  133. phy_driver_unregister(&cis8204_driver);
  134. phy_driver_unregister(&cis8201_driver);
  135. }
  136. module_init(cicada_init);
  137. module_exit(cicada_exit);