enic_res.c 8.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367
  1. /*
  2. * Copyright 2008 Cisco Systems, Inc. All rights reserved.
  3. * Copyright 2007 Nuova Systems, Inc. All rights reserved.
  4. *
  5. * This program is free software; you may redistribute it and/or modify
  6. * it under the terms of the GNU General Public License as published by
  7. * the Free Software Foundation; version 2 of the License.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  10. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  11. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  12. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  13. * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  14. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  15. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  16. * SOFTWARE.
  17. *
  18. */
  19. #include <linux/kernel.h>
  20. #include <linux/errno.h>
  21. #include <linux/types.h>
  22. #include <linux/pci.h>
  23. #include <linux/netdevice.h>
  24. #include "wq_enet_desc.h"
  25. #include "rq_enet_desc.h"
  26. #include "cq_enet_desc.h"
  27. #include "vnic_resource.h"
  28. #include "vnic_enet.h"
  29. #include "vnic_dev.h"
  30. #include "vnic_wq.h"
  31. #include "vnic_rq.h"
  32. #include "vnic_cq.h"
  33. #include "vnic_intr.h"
  34. #include "vnic_stats.h"
  35. #include "vnic_nic.h"
  36. #include "vnic_rss.h"
  37. #include "enic_res.h"
  38. #include "enic.h"
  39. int enic_get_vnic_config(struct enic *enic)
  40. {
  41. struct vnic_enet_config *c = &enic->config;
  42. int err;
  43. err = vnic_dev_mac_addr(enic->vdev, enic->mac_addr);
  44. if (err) {
  45. printk(KERN_ERR PFX "Error getting MAC addr, %d\n", err);
  46. return err;
  47. }
  48. #define GET_CONFIG(m) \
  49. do { \
  50. err = vnic_dev_spec(enic->vdev, \
  51. offsetof(struct vnic_enet_config, m), \
  52. sizeof(c->m), &c->m); \
  53. if (err) { \
  54. printk(KERN_ERR PFX \
  55. "Error getting %s, %d\n", #m, err); \
  56. return err; \
  57. } \
  58. } while (0)
  59. GET_CONFIG(flags);
  60. GET_CONFIG(wq_desc_count);
  61. GET_CONFIG(rq_desc_count);
  62. GET_CONFIG(mtu);
  63. GET_CONFIG(intr_timer);
  64. GET_CONFIG(intr_timer_type);
  65. GET_CONFIG(intr_mode);
  66. c->wq_desc_count =
  67. min_t(u32, ENIC_MAX_WQ_DESCS,
  68. max_t(u32, ENIC_MIN_WQ_DESCS,
  69. c->wq_desc_count));
  70. c->wq_desc_count &= 0xfffffff0; /* must be aligned to groups of 16 */
  71. c->rq_desc_count =
  72. min_t(u32, ENIC_MAX_RQ_DESCS,
  73. max_t(u32, ENIC_MIN_RQ_DESCS,
  74. c->rq_desc_count));
  75. c->rq_desc_count &= 0xfffffff0; /* must be aligned to groups of 16 */
  76. if (c->mtu == 0)
  77. c->mtu = 1500;
  78. c->mtu = min_t(u16, ENIC_MAX_MTU,
  79. max_t(u16, ENIC_MIN_MTU,
  80. c->mtu));
  81. c->intr_timer = min_t(u16, VNIC_INTR_TIMER_MAX, c->intr_timer);
  82. printk(KERN_INFO PFX "vNIC MAC addr %pM wq/rq %d/%d\n",
  83. enic->mac_addr, c->wq_desc_count, c->rq_desc_count);
  84. printk(KERN_INFO PFX "vNIC mtu %d csum tx/rx %d/%d tso/lro %d/%d "
  85. "intr timer %d\n",
  86. c->mtu, ENIC_SETTING(enic, TXCSUM),
  87. ENIC_SETTING(enic, RXCSUM), ENIC_SETTING(enic, TSO),
  88. ENIC_SETTING(enic, LRO), c->intr_timer);
  89. return 0;
  90. }
  91. void enic_add_station_addr(struct enic *enic)
  92. {
  93. vnic_dev_add_addr(enic->vdev, enic->mac_addr);
  94. }
  95. void enic_add_multicast_addr(struct enic *enic, u8 *addr)
  96. {
  97. vnic_dev_add_addr(enic->vdev, addr);
  98. }
  99. void enic_del_multicast_addr(struct enic *enic, u8 *addr)
  100. {
  101. vnic_dev_del_addr(enic->vdev, addr);
  102. }
  103. void enic_add_vlan(struct enic *enic, u16 vlanid)
  104. {
  105. u64 a0 = vlanid, a1 = 0;
  106. int wait = 1000;
  107. int err;
  108. err = vnic_dev_cmd(enic->vdev, CMD_VLAN_ADD, &a0, &a1, wait);
  109. if (err)
  110. printk(KERN_ERR PFX "Can't add vlan id, %d\n", err);
  111. }
  112. void enic_del_vlan(struct enic *enic, u16 vlanid)
  113. {
  114. u64 a0 = vlanid, a1 = 0;
  115. int wait = 1000;
  116. int err;
  117. err = vnic_dev_cmd(enic->vdev, CMD_VLAN_DEL, &a0, &a1, wait);
  118. if (err)
  119. printk(KERN_ERR PFX "Can't delete vlan id, %d\n", err);
  120. }
  121. int enic_set_nic_cfg(struct enic *enic, u8 rss_default_cpu, u8 rss_hash_type,
  122. u8 rss_hash_bits, u8 rss_base_cpu, u8 rss_enable, u8 tso_ipid_split_en,
  123. u8 ig_vlan_strip_en)
  124. {
  125. u64 a0, a1;
  126. u32 nic_cfg;
  127. int wait = 1000;
  128. vnic_set_nic_cfg(&nic_cfg, rss_default_cpu,
  129. rss_hash_type, rss_hash_bits, rss_base_cpu,
  130. rss_enable, tso_ipid_split_en, ig_vlan_strip_en);
  131. a0 = nic_cfg;
  132. a1 = 0;
  133. return vnic_dev_cmd(enic->vdev, CMD_NIC_CFG, &a0, &a1, wait);
  134. }
  135. void enic_free_vnic_resources(struct enic *enic)
  136. {
  137. unsigned int i;
  138. for (i = 0; i < enic->wq_count; i++)
  139. vnic_wq_free(&enic->wq[i]);
  140. for (i = 0; i < enic->rq_count; i++)
  141. vnic_rq_free(&enic->rq[i]);
  142. for (i = 0; i < enic->cq_count; i++)
  143. vnic_cq_free(&enic->cq[i]);
  144. for (i = 0; i < enic->intr_count; i++)
  145. vnic_intr_free(&enic->intr[i]);
  146. }
  147. void enic_get_res_counts(struct enic *enic)
  148. {
  149. enic->wq_count = vnic_dev_get_res_count(enic->vdev, RES_TYPE_WQ);
  150. enic->rq_count = vnic_dev_get_res_count(enic->vdev, RES_TYPE_RQ);
  151. enic->cq_count = vnic_dev_get_res_count(enic->vdev, RES_TYPE_CQ);
  152. enic->intr_count = vnic_dev_get_res_count(enic->vdev,
  153. RES_TYPE_INTR_CTRL);
  154. printk(KERN_INFO PFX "vNIC resources avail: "
  155. "wq %d rq %d cq %d intr %d\n",
  156. enic->wq_count, enic->rq_count,
  157. enic->cq_count, enic->intr_count);
  158. }
  159. void enic_init_vnic_resources(struct enic *enic)
  160. {
  161. enum vnic_dev_intr_mode intr_mode;
  162. unsigned int mask_on_assertion;
  163. unsigned int interrupt_offset;
  164. unsigned int error_interrupt_enable;
  165. unsigned int error_interrupt_offset;
  166. unsigned int cq_index;
  167. unsigned int i;
  168. intr_mode = vnic_dev_get_intr_mode(enic->vdev);
  169. /* Init RQ/WQ resources.
  170. *
  171. * RQ[0 - n-1] point to CQ[0 - n-1]
  172. * WQ[0 - m-1] point to CQ[n - n+m-1]
  173. *
  174. * Error interrupt is not enabled for MSI.
  175. */
  176. switch (intr_mode) {
  177. case VNIC_DEV_INTR_MODE_INTX:
  178. case VNIC_DEV_INTR_MODE_MSIX:
  179. error_interrupt_enable = 1;
  180. error_interrupt_offset = enic->intr_count - 2;
  181. break;
  182. default:
  183. error_interrupt_enable = 0;
  184. error_interrupt_offset = 0;
  185. break;
  186. }
  187. for (i = 0; i < enic->rq_count; i++) {
  188. cq_index = i;
  189. vnic_rq_init(&enic->rq[i],
  190. cq_index,
  191. error_interrupt_enable,
  192. error_interrupt_offset);
  193. }
  194. for (i = 0; i < enic->wq_count; i++) {
  195. cq_index = enic->rq_count + i;
  196. vnic_wq_init(&enic->wq[i],
  197. cq_index,
  198. error_interrupt_enable,
  199. error_interrupt_offset);
  200. }
  201. /* Init CQ resources
  202. *
  203. * CQ[0 - n+m-1] point to INTR[0] for INTx, MSI
  204. * CQ[0 - n+m-1] point to INTR[0 - n+m-1] for MSI-X
  205. */
  206. for (i = 0; i < enic->cq_count; i++) {
  207. switch (intr_mode) {
  208. case VNIC_DEV_INTR_MODE_MSIX:
  209. interrupt_offset = i;
  210. break;
  211. default:
  212. interrupt_offset = 0;
  213. break;
  214. }
  215. vnic_cq_init(&enic->cq[i],
  216. 0 /* flow_control_enable */,
  217. 1 /* color_enable */,
  218. 0 /* cq_head */,
  219. 0 /* cq_tail */,
  220. 1 /* cq_tail_color */,
  221. 1 /* interrupt_enable */,
  222. 1 /* cq_entry_enable */,
  223. 0 /* cq_message_enable */,
  224. interrupt_offset,
  225. 0 /* cq_message_addr */);
  226. }
  227. /* Init INTR resources
  228. *
  229. * mask_on_assertion is not used for INTx due to the level-
  230. * triggered nature of INTx
  231. */
  232. switch (intr_mode) {
  233. case VNIC_DEV_INTR_MODE_MSI:
  234. case VNIC_DEV_INTR_MODE_MSIX:
  235. mask_on_assertion = 1;
  236. break;
  237. default:
  238. mask_on_assertion = 0;
  239. break;
  240. }
  241. for (i = 0; i < enic->intr_count; i++) {
  242. vnic_intr_init(&enic->intr[i],
  243. enic->config.intr_timer,
  244. enic->config.intr_timer_type,
  245. mask_on_assertion);
  246. }
  247. /* Clear LIF stats
  248. */
  249. vnic_dev_stats_clear(enic->vdev);
  250. }
  251. int enic_alloc_vnic_resources(struct enic *enic)
  252. {
  253. enum vnic_dev_intr_mode intr_mode;
  254. unsigned int i;
  255. int err;
  256. intr_mode = vnic_dev_get_intr_mode(enic->vdev);
  257. printk(KERN_INFO PFX "vNIC resources used: "
  258. "wq %d rq %d cq %d intr %d intr mode %s\n",
  259. enic->wq_count, enic->rq_count,
  260. enic->cq_count, enic->intr_count,
  261. intr_mode == VNIC_DEV_INTR_MODE_INTX ? "legacy PCI INTx" :
  262. intr_mode == VNIC_DEV_INTR_MODE_MSI ? "MSI" :
  263. intr_mode == VNIC_DEV_INTR_MODE_MSIX ? "MSI-X" :
  264. "unknown"
  265. );
  266. /* Allocate queue resources
  267. */
  268. for (i = 0; i < enic->wq_count; i++) {
  269. err = vnic_wq_alloc(enic->vdev, &enic->wq[i], i,
  270. enic->config.wq_desc_count,
  271. sizeof(struct wq_enet_desc));
  272. if (err)
  273. goto err_out_cleanup;
  274. }
  275. for (i = 0; i < enic->rq_count; i++) {
  276. err = vnic_rq_alloc(enic->vdev, &enic->rq[i], i,
  277. enic->config.rq_desc_count,
  278. sizeof(struct rq_enet_desc));
  279. if (err)
  280. goto err_out_cleanup;
  281. }
  282. for (i = 0; i < enic->cq_count; i++) {
  283. if (i < enic->rq_count)
  284. err = vnic_cq_alloc(enic->vdev, &enic->cq[i], i,
  285. enic->config.rq_desc_count,
  286. sizeof(struct cq_enet_rq_desc));
  287. else
  288. err = vnic_cq_alloc(enic->vdev, &enic->cq[i], i,
  289. enic->config.wq_desc_count,
  290. sizeof(struct cq_enet_wq_desc));
  291. if (err)
  292. goto err_out_cleanup;
  293. }
  294. for (i = 0; i < enic->intr_count; i++) {
  295. err = vnic_intr_alloc(enic->vdev, &enic->intr[i], i);
  296. if (err)
  297. goto err_out_cleanup;
  298. }
  299. /* Hook remaining resource
  300. */
  301. enic->legacy_pba = vnic_dev_get_res(enic->vdev,
  302. RES_TYPE_INTR_PBA_LEGACY, 0);
  303. if (!enic->legacy_pba && intr_mode == VNIC_DEV_INTR_MODE_INTX) {
  304. printk(KERN_ERR PFX "Failed to hook legacy pba resource\n");
  305. err = -ENODEV;
  306. goto err_out_cleanup;
  307. }
  308. return 0;
  309. err_out_cleanup:
  310. enic_free_vnic_resources(enic);
  311. return err;
  312. }