imask.c 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113
  1. /*
  2. * arch/sh/kernel/cpu/irq/imask.c
  3. *
  4. * Copyright (C) 1999, 2000 Niibe Yutaka
  5. *
  6. * Simple interrupt handling using IMASK of SR register.
  7. *
  8. */
  9. /* NOTE: Will not work on level 15 */
  10. #include <linux/ptrace.h>
  11. #include <linux/errno.h>
  12. #include <linux/kernel_stat.h>
  13. #include <linux/signal.h>
  14. #include <linux/sched.h>
  15. #include <linux/interrupt.h>
  16. #include <linux/init.h>
  17. #include <linux/bitops.h>
  18. #include <linux/spinlock.h>
  19. #include <linux/cache.h>
  20. #include <linux/irq.h>
  21. #include <asm/system.h>
  22. #include <asm/irq.h>
  23. /* Bitmap of IRQ masked */
  24. static unsigned long imask_mask = 0x7fff;
  25. static int interrupt_priority = 0;
  26. static void enable_imask_irq(unsigned int irq);
  27. static void disable_imask_irq(unsigned int irq);
  28. static void shutdown_imask_irq(unsigned int irq);
  29. static void mask_and_ack_imask(unsigned int);
  30. static void end_imask_irq(unsigned int irq);
  31. #define IMASK_PRIORITY 15
  32. static unsigned int startup_imask_irq(unsigned int irq)
  33. {
  34. /* Nothing to do */
  35. return 0; /* never anything pending */
  36. }
  37. static struct hw_interrupt_type imask_irq_type = {
  38. .typename = "SR.IMASK",
  39. .startup = startup_imask_irq,
  40. .shutdown = shutdown_imask_irq,
  41. .enable = enable_imask_irq,
  42. .disable = disable_imask_irq,
  43. .ack = mask_and_ack_imask,
  44. .end = end_imask_irq
  45. };
  46. void static inline set_interrupt_registers(int ip)
  47. {
  48. unsigned long __dummy;
  49. asm volatile(
  50. #ifdef CONFIG_CPU_HAS_SR_RB
  51. "ldc %2, r6_bank\n\t"
  52. #endif
  53. "stc sr, %0\n\t"
  54. "and #0xf0, %0\n\t"
  55. "shlr2 %0\n\t"
  56. "cmp/eq #0x3c, %0\n\t"
  57. "bt/s 1f ! CLI-ed\n\t"
  58. " stc sr, %0\n\t"
  59. "and %1, %0\n\t"
  60. "or %2, %0\n\t"
  61. "ldc %0, sr\n"
  62. "1:"
  63. : "=&z" (__dummy)
  64. : "r" (~0xf0), "r" (ip << 4)
  65. : "t");
  66. }
  67. static void disable_imask_irq(unsigned int irq)
  68. {
  69. clear_bit(irq, &imask_mask);
  70. if (interrupt_priority < IMASK_PRIORITY - irq)
  71. interrupt_priority = IMASK_PRIORITY - irq;
  72. set_interrupt_registers(interrupt_priority);
  73. }
  74. static void enable_imask_irq(unsigned int irq)
  75. {
  76. set_bit(irq, &imask_mask);
  77. interrupt_priority = IMASK_PRIORITY - ffz(imask_mask);
  78. set_interrupt_registers(interrupt_priority);
  79. }
  80. static void mask_and_ack_imask(unsigned int irq)
  81. {
  82. disable_imask_irq(irq);
  83. }
  84. static void end_imask_irq(unsigned int irq)
  85. {
  86. if (!(irq_desc[irq].status & (IRQ_DISABLED|IRQ_INPROGRESS)))
  87. enable_imask_irq(irq);
  88. }
  89. static void shutdown_imask_irq(unsigned int irq)
  90. {
  91. /* Nothing to do */
  92. }
  93. void make_imask_irq(unsigned int irq)
  94. {
  95. disable_irq_nosync(irq);
  96. irq_desc[irq].chip = &imask_irq_type;
  97. enable_irq(irq);
  98. }