ps3.h 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526
  1. /*
  2. * PS3 platform declarations.
  3. *
  4. * Copyright (C) 2006 Sony Computer Entertainment Inc.
  5. * Copyright 2006 Sony Corp.
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License as published by
  9. * the Free Software Foundation; version 2 of the License.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  19. */
  20. #if !defined(_ASM_POWERPC_PS3_H)
  21. #define _ASM_POWERPC_PS3_H
  22. #include <linux/init.h>
  23. #include <linux/types.h>
  24. #include <linux/device.h>
  25. #include "cell-pmu.h"
  26. union ps3_firmware_version {
  27. u64 raw;
  28. struct {
  29. u16 pad;
  30. u16 major;
  31. u16 minor;
  32. u16 rev;
  33. };
  34. };
  35. void ps3_get_firmware_version(union ps3_firmware_version *v);
  36. int ps3_compare_firmware_version(u16 major, u16 minor, u16 rev);
  37. /* 'Other OS' area */
  38. enum ps3_param_av_multi_out {
  39. PS3_PARAM_AV_MULTI_OUT_NTSC = 0,
  40. PS3_PARAM_AV_MULTI_OUT_PAL_RGB = 1,
  41. PS3_PARAM_AV_MULTI_OUT_PAL_YCBCR = 2,
  42. PS3_PARAM_AV_MULTI_OUT_SECAM = 3,
  43. };
  44. enum ps3_param_av_multi_out ps3_os_area_get_av_multi_out(void);
  45. extern u64 ps3_os_area_get_rtc_diff(void);
  46. extern void ps3_os_area_set_rtc_diff(u64 rtc_diff);
  47. /* dma routines */
  48. enum ps3_dma_page_size {
  49. PS3_DMA_4K = 12U,
  50. PS3_DMA_64K = 16U,
  51. PS3_DMA_1M = 20U,
  52. PS3_DMA_16M = 24U,
  53. };
  54. enum ps3_dma_region_type {
  55. PS3_DMA_OTHER = 0,
  56. PS3_DMA_INTERNAL = 2,
  57. };
  58. struct ps3_dma_region_ops;
  59. /**
  60. * struct ps3_dma_region - A per device dma state variables structure
  61. * @did: The HV device id.
  62. * @page_size: The ioc pagesize.
  63. * @region_type: The HV region type.
  64. * @bus_addr: The 'translated' bus address of the region.
  65. * @len: The length in bytes of the region.
  66. * @offset: The offset from the start of memory of the region.
  67. * @ioid: The IOID of the device who owns this region
  68. * @chunk_list: Opaque variable used by the ioc page manager.
  69. * @region_ops: struct ps3_dma_region_ops - dma region operations
  70. */
  71. struct ps3_dma_region {
  72. struct ps3_system_bus_device *dev;
  73. /* device variables */
  74. const struct ps3_dma_region_ops *region_ops;
  75. unsigned char ioid;
  76. enum ps3_dma_page_size page_size;
  77. enum ps3_dma_region_type region_type;
  78. unsigned long len;
  79. unsigned long offset;
  80. /* driver variables (set by ps3_dma_region_create) */
  81. unsigned long bus_addr;
  82. struct {
  83. spinlock_t lock;
  84. struct list_head head;
  85. } chunk_list;
  86. };
  87. struct ps3_dma_region_ops {
  88. int (*create)(struct ps3_dma_region *);
  89. int (*free)(struct ps3_dma_region *);
  90. int (*map)(struct ps3_dma_region *,
  91. unsigned long virt_addr,
  92. unsigned long len,
  93. dma_addr_t *bus_addr,
  94. u64 iopte_pp);
  95. int (*unmap)(struct ps3_dma_region *,
  96. dma_addr_t bus_addr,
  97. unsigned long len);
  98. };
  99. /**
  100. * struct ps3_dma_region_init - Helper to initialize structure variables
  101. *
  102. * Helper to properly initialize variables prior to calling
  103. * ps3_system_bus_device_register.
  104. */
  105. struct ps3_system_bus_device;
  106. int ps3_dma_region_init(struct ps3_system_bus_device *dev,
  107. struct ps3_dma_region *r, enum ps3_dma_page_size page_size,
  108. enum ps3_dma_region_type region_type, void *addr, unsigned long len);
  109. int ps3_dma_region_create(struct ps3_dma_region *r);
  110. int ps3_dma_region_free(struct ps3_dma_region *r);
  111. int ps3_dma_map(struct ps3_dma_region *r, unsigned long virt_addr,
  112. unsigned long len, dma_addr_t *bus_addr,
  113. u64 iopte_pp);
  114. int ps3_dma_unmap(struct ps3_dma_region *r, dma_addr_t bus_addr,
  115. unsigned long len);
  116. /* mmio routines */
  117. enum ps3_mmio_page_size {
  118. PS3_MMIO_4K = 12U,
  119. PS3_MMIO_64K = 16U
  120. };
  121. struct ps3_mmio_region_ops;
  122. /**
  123. * struct ps3_mmio_region - a per device mmio state variables structure
  124. *
  125. * Current systems can be supported with a single region per device.
  126. */
  127. struct ps3_mmio_region {
  128. struct ps3_system_bus_device *dev;
  129. const struct ps3_mmio_region_ops *mmio_ops;
  130. unsigned long bus_addr;
  131. unsigned long len;
  132. enum ps3_mmio_page_size page_size;
  133. unsigned long lpar_addr;
  134. };
  135. struct ps3_mmio_region_ops {
  136. int (*create)(struct ps3_mmio_region *);
  137. int (*free)(struct ps3_mmio_region *);
  138. };
  139. /**
  140. * struct ps3_mmio_region_init - Helper to initialize structure variables
  141. *
  142. * Helper to properly initialize variables prior to calling
  143. * ps3_system_bus_device_register.
  144. */
  145. int ps3_mmio_region_init(struct ps3_system_bus_device *dev,
  146. struct ps3_mmio_region *r, unsigned long bus_addr, unsigned long len,
  147. enum ps3_mmio_page_size page_size);
  148. int ps3_mmio_region_create(struct ps3_mmio_region *r);
  149. int ps3_free_mmio_region(struct ps3_mmio_region *r);
  150. unsigned long ps3_mm_phys_to_lpar(unsigned long phys_addr);
  151. /* inrerrupt routines */
  152. enum ps3_cpu_binding {
  153. PS3_BINDING_CPU_ANY = -1,
  154. PS3_BINDING_CPU_0 = 0,
  155. PS3_BINDING_CPU_1 = 1,
  156. };
  157. int ps3_irq_plug_setup(enum ps3_cpu_binding cpu, unsigned long outlet,
  158. unsigned int *virq);
  159. int ps3_irq_plug_destroy(unsigned int virq);
  160. int ps3_event_receive_port_setup(enum ps3_cpu_binding cpu, unsigned int *virq);
  161. int ps3_event_receive_port_destroy(unsigned int virq);
  162. int ps3_send_event_locally(unsigned int virq);
  163. int ps3_io_irq_setup(enum ps3_cpu_binding cpu, unsigned int interrupt_id,
  164. unsigned int *virq);
  165. int ps3_io_irq_destroy(unsigned int virq);
  166. int ps3_vuart_irq_setup(enum ps3_cpu_binding cpu, void* virt_addr_bmp,
  167. unsigned int *virq);
  168. int ps3_vuart_irq_destroy(unsigned int virq);
  169. int ps3_spe_irq_setup(enum ps3_cpu_binding cpu, unsigned long spe_id,
  170. unsigned int class, unsigned int *virq);
  171. int ps3_spe_irq_destroy(unsigned int virq);
  172. int ps3_sb_event_receive_port_setup(struct ps3_system_bus_device *dev,
  173. enum ps3_cpu_binding cpu, unsigned int *virq);
  174. int ps3_sb_event_receive_port_destroy(struct ps3_system_bus_device *dev,
  175. unsigned int virq);
  176. /* lv1 result codes */
  177. enum lv1_result {
  178. LV1_SUCCESS = 0,
  179. /* not used -1 */
  180. LV1_RESOURCE_SHORTAGE = -2,
  181. LV1_NO_PRIVILEGE = -3,
  182. LV1_DENIED_BY_POLICY = -4,
  183. LV1_ACCESS_VIOLATION = -5,
  184. LV1_NO_ENTRY = -6,
  185. LV1_DUPLICATE_ENTRY = -7,
  186. LV1_TYPE_MISMATCH = -8,
  187. LV1_BUSY = -9,
  188. LV1_EMPTY = -10,
  189. LV1_WRONG_STATE = -11,
  190. /* not used -12 */
  191. LV1_NO_MATCH = -13,
  192. LV1_ALREADY_CONNECTED = -14,
  193. LV1_UNSUPPORTED_PARAMETER_VALUE = -15,
  194. LV1_CONDITION_NOT_SATISFIED = -16,
  195. LV1_ILLEGAL_PARAMETER_VALUE = -17,
  196. LV1_BAD_OPTION = -18,
  197. LV1_IMPLEMENTATION_LIMITATION = -19,
  198. LV1_NOT_IMPLEMENTED = -20,
  199. LV1_INVALID_CLASS_ID = -21,
  200. LV1_CONSTRAINT_NOT_SATISFIED = -22,
  201. LV1_ALIGNMENT_ERROR = -23,
  202. LV1_HARDWARE_ERROR = -24,
  203. LV1_INVALID_DATA_FORMAT = -25,
  204. LV1_INVALID_OPERATION = -26,
  205. LV1_INTERNAL_ERROR = -32768,
  206. };
  207. static inline const char* ps3_result(int result)
  208. {
  209. #if defined(DEBUG)
  210. switch (result) {
  211. case LV1_SUCCESS:
  212. return "LV1_SUCCESS (0)";
  213. case -1:
  214. return "** unknown result ** (-1)";
  215. case LV1_RESOURCE_SHORTAGE:
  216. return "LV1_RESOURCE_SHORTAGE (-2)";
  217. case LV1_NO_PRIVILEGE:
  218. return "LV1_NO_PRIVILEGE (-3)";
  219. case LV1_DENIED_BY_POLICY:
  220. return "LV1_DENIED_BY_POLICY (-4)";
  221. case LV1_ACCESS_VIOLATION:
  222. return "LV1_ACCESS_VIOLATION (-5)";
  223. case LV1_NO_ENTRY:
  224. return "LV1_NO_ENTRY (-6)";
  225. case LV1_DUPLICATE_ENTRY:
  226. return "LV1_DUPLICATE_ENTRY (-7)";
  227. case LV1_TYPE_MISMATCH:
  228. return "LV1_TYPE_MISMATCH (-8)";
  229. case LV1_BUSY:
  230. return "LV1_BUSY (-9)";
  231. case LV1_EMPTY:
  232. return "LV1_EMPTY (-10)";
  233. case LV1_WRONG_STATE:
  234. return "LV1_WRONG_STATE (-11)";
  235. case -12:
  236. return "** unknown result ** (-12)";
  237. case LV1_NO_MATCH:
  238. return "LV1_NO_MATCH (-13)";
  239. case LV1_ALREADY_CONNECTED:
  240. return "LV1_ALREADY_CONNECTED (-14)";
  241. case LV1_UNSUPPORTED_PARAMETER_VALUE:
  242. return "LV1_UNSUPPORTED_PARAMETER_VALUE (-15)";
  243. case LV1_CONDITION_NOT_SATISFIED:
  244. return "LV1_CONDITION_NOT_SATISFIED (-16)";
  245. case LV1_ILLEGAL_PARAMETER_VALUE:
  246. return "LV1_ILLEGAL_PARAMETER_VALUE (-17)";
  247. case LV1_BAD_OPTION:
  248. return "LV1_BAD_OPTION (-18)";
  249. case LV1_IMPLEMENTATION_LIMITATION:
  250. return "LV1_IMPLEMENTATION_LIMITATION (-19)";
  251. case LV1_NOT_IMPLEMENTED:
  252. return "LV1_NOT_IMPLEMENTED (-20)";
  253. case LV1_INVALID_CLASS_ID:
  254. return "LV1_INVALID_CLASS_ID (-21)";
  255. case LV1_CONSTRAINT_NOT_SATISFIED:
  256. return "LV1_CONSTRAINT_NOT_SATISFIED (-22)";
  257. case LV1_ALIGNMENT_ERROR:
  258. return "LV1_ALIGNMENT_ERROR (-23)";
  259. case LV1_HARDWARE_ERROR:
  260. return "LV1_HARDWARE_ERROR (-24)";
  261. case LV1_INVALID_DATA_FORMAT:
  262. return "LV1_INVALID_DATA_FORMAT (-25)";
  263. case LV1_INVALID_OPERATION:
  264. return "LV1_INVALID_OPERATION (-26)";
  265. case LV1_INTERNAL_ERROR:
  266. return "LV1_INTERNAL_ERROR (-32768)";
  267. default:
  268. BUG();
  269. return "** unknown result **";
  270. };
  271. #else
  272. return "";
  273. #endif
  274. }
  275. /* system bus routines */
  276. enum ps3_match_id {
  277. PS3_MATCH_ID_EHCI = 1,
  278. PS3_MATCH_ID_OHCI = 2,
  279. PS3_MATCH_ID_GELIC = 3,
  280. PS3_MATCH_ID_AV_SETTINGS = 4,
  281. PS3_MATCH_ID_SYSTEM_MANAGER = 5,
  282. PS3_MATCH_ID_STOR_DISK = 6,
  283. PS3_MATCH_ID_STOR_ROM = 7,
  284. PS3_MATCH_ID_STOR_FLASH = 8,
  285. PS3_MATCH_ID_SOUND = 9,
  286. PS3_MATCH_ID_GPU = 10,
  287. PS3_MATCH_ID_LPM = 11,
  288. };
  289. enum ps3_match_sub_id {
  290. PS3_MATCH_SUB_ID_GPU_FB = 1,
  291. PS3_MATCH_SUB_ID_GPU_RAMDISK = 2,
  292. };
  293. #define PS3_MODULE_ALIAS_EHCI "ps3:1:0"
  294. #define PS3_MODULE_ALIAS_OHCI "ps3:2:0"
  295. #define PS3_MODULE_ALIAS_GELIC "ps3:3:0"
  296. #define PS3_MODULE_ALIAS_AV_SETTINGS "ps3:4:0"
  297. #define PS3_MODULE_ALIAS_SYSTEM_MANAGER "ps3:5:0"
  298. #define PS3_MODULE_ALIAS_STOR_DISK "ps3:6:0"
  299. #define PS3_MODULE_ALIAS_STOR_ROM "ps3:7:0"
  300. #define PS3_MODULE_ALIAS_STOR_FLASH "ps3:8:0"
  301. #define PS3_MODULE_ALIAS_SOUND "ps3:9:0"
  302. #define PS3_MODULE_ALIAS_GPU_FB "ps3:10:1"
  303. #define PS3_MODULE_ALIAS_GPU_RAMDISK "ps3:10:2"
  304. #define PS3_MODULE_ALIAS_LPM "ps3:11:0"
  305. enum ps3_system_bus_device_type {
  306. PS3_DEVICE_TYPE_IOC0 = 1,
  307. PS3_DEVICE_TYPE_SB,
  308. PS3_DEVICE_TYPE_VUART,
  309. PS3_DEVICE_TYPE_LPM,
  310. };
  311. /**
  312. * struct ps3_system_bus_device - a device on the system bus
  313. */
  314. struct ps3_system_bus_device {
  315. enum ps3_match_id match_id;
  316. enum ps3_match_sub_id match_sub_id;
  317. enum ps3_system_bus_device_type dev_type;
  318. u64 bus_id; /* SB */
  319. u64 dev_id; /* SB */
  320. unsigned int interrupt_id; /* SB */
  321. struct ps3_dma_region *d_region; /* SB, IOC0 */
  322. struct ps3_mmio_region *m_region; /* SB, IOC0*/
  323. unsigned int port_number; /* VUART */
  324. struct { /* LPM */
  325. u64 node_id;
  326. u64 pu_id;
  327. u64 rights;
  328. } lpm;
  329. /* struct iommu_table *iommu_table; -- waiting for BenH's cleanups */
  330. struct device core;
  331. void *driver_priv; /* private driver variables */
  332. };
  333. int ps3_open_hv_device(struct ps3_system_bus_device *dev);
  334. int ps3_close_hv_device(struct ps3_system_bus_device *dev);
  335. /**
  336. * struct ps3_system_bus_driver - a driver for a device on the system bus
  337. */
  338. struct ps3_system_bus_driver {
  339. enum ps3_match_id match_id;
  340. enum ps3_match_sub_id match_sub_id;
  341. struct device_driver core;
  342. int (*probe)(struct ps3_system_bus_device *);
  343. int (*remove)(struct ps3_system_bus_device *);
  344. int (*shutdown)(struct ps3_system_bus_device *);
  345. /* int (*suspend)(struct ps3_system_bus_device *, pm_message_t); */
  346. /* int (*resume)(struct ps3_system_bus_device *); */
  347. };
  348. int ps3_system_bus_device_register(struct ps3_system_bus_device *dev);
  349. int ps3_system_bus_driver_register(struct ps3_system_bus_driver *drv);
  350. void ps3_system_bus_driver_unregister(struct ps3_system_bus_driver *drv);
  351. static inline struct ps3_system_bus_driver *ps3_drv_to_system_bus_drv(
  352. struct device_driver *_drv)
  353. {
  354. return container_of(_drv, struct ps3_system_bus_driver, core);
  355. }
  356. static inline struct ps3_system_bus_device *ps3_dev_to_system_bus_dev(
  357. struct device *_dev)
  358. {
  359. return container_of(_dev, struct ps3_system_bus_device, core);
  360. }
  361. static inline struct ps3_system_bus_driver *
  362. ps3_system_bus_dev_to_system_bus_drv(struct ps3_system_bus_device *_dev)
  363. {
  364. BUG_ON(!_dev);
  365. BUG_ON(!_dev->core.driver);
  366. return ps3_drv_to_system_bus_drv(_dev->core.driver);
  367. }
  368. /**
  369. * ps3_system_bus_set_drvdata -
  370. * @dev: device structure
  371. * @data: Data to set
  372. */
  373. static inline void ps3_system_bus_set_driver_data(
  374. struct ps3_system_bus_device *dev, void *data)
  375. {
  376. dev->core.driver_data = data;
  377. }
  378. static inline void *ps3_system_bus_get_driver_data(
  379. struct ps3_system_bus_device *dev)
  380. {
  381. return dev->core.driver_data;
  382. }
  383. /* These two need global scope for get_dma_ops(). */
  384. extern struct bus_type ps3_system_bus_type;
  385. /* system manager */
  386. struct ps3_sys_manager_ops {
  387. struct ps3_system_bus_device *dev;
  388. void (*power_off)(struct ps3_system_bus_device *dev);
  389. void (*restart)(struct ps3_system_bus_device *dev);
  390. };
  391. void ps3_sys_manager_register_ops(const struct ps3_sys_manager_ops *ops);
  392. void __noreturn ps3_sys_manager_power_off(void);
  393. void __noreturn ps3_sys_manager_restart(void);
  394. void __noreturn ps3_sys_manager_halt(void);
  395. int ps3_sys_manager_get_wol(void);
  396. void ps3_sys_manager_set_wol(int state);
  397. struct ps3_prealloc {
  398. const char *name;
  399. void *address;
  400. unsigned long size;
  401. unsigned long align;
  402. };
  403. extern struct ps3_prealloc ps3fb_videomemory;
  404. extern struct ps3_prealloc ps3flash_bounce_buffer;
  405. /* logical performance monitor */
  406. /**
  407. * enum ps3_lpm_rights - Rigths granted by the system policy module.
  408. *
  409. * @PS3_LPM_RIGHTS_USE_LPM: The right to use the lpm.
  410. * @PS3_LPM_RIGHTS_USE_TB: The right to use the internal trace buffer.
  411. */
  412. enum ps3_lpm_rights {
  413. PS3_LPM_RIGHTS_USE_LPM = 0x001,
  414. PS3_LPM_RIGHTS_USE_TB = 0x100,
  415. };
  416. /**
  417. * enum ps3_lpm_tb_type - Type of trace buffer lv1 should use.
  418. *
  419. * @PS3_LPM_TB_TYPE_NONE: Do not use a trace buffer.
  420. * @PS3_LPM_RIGHTS_USE_TB: Use the lv1 internal trace buffer. Must have
  421. * rights @PS3_LPM_RIGHTS_USE_TB.
  422. */
  423. enum ps3_lpm_tb_type {
  424. PS3_LPM_TB_TYPE_NONE = 0,
  425. PS3_LPM_TB_TYPE_INTERNAL = 1,
  426. };
  427. int ps3_lpm_open(enum ps3_lpm_tb_type tb_type, void *tb_cache,
  428. u64 tb_cache_size);
  429. int ps3_lpm_close(void);
  430. int ps3_lpm_copy_tb(unsigned long offset, void *buf, unsigned long count,
  431. unsigned long *bytes_copied);
  432. int ps3_lpm_copy_tb_to_user(unsigned long offset, void __user *buf,
  433. unsigned long count, unsigned long *bytes_copied);
  434. void ps3_set_bookmark(u64 bookmark);
  435. void ps3_set_pm_bookmark(u64 tag, u64 incident, u64 th_id);
  436. int ps3_set_signal(u64 rtas_signal_group, u8 signal_bit, u16 sub_unit,
  437. u8 bus_word);
  438. u32 ps3_read_phys_ctr(u32 cpu, u32 phys_ctr);
  439. void ps3_write_phys_ctr(u32 cpu, u32 phys_ctr, u32 val);
  440. u32 ps3_read_ctr(u32 cpu, u32 ctr);
  441. void ps3_write_ctr(u32 cpu, u32 ctr, u32 val);
  442. u32 ps3_read_pm07_control(u32 cpu, u32 ctr);
  443. void ps3_write_pm07_control(u32 cpu, u32 ctr, u32 val);
  444. u32 ps3_read_pm(u32 cpu, enum pm_reg_name reg);
  445. void ps3_write_pm(u32 cpu, enum pm_reg_name reg, u32 val);
  446. u32 ps3_get_ctr_size(u32 cpu, u32 phys_ctr);
  447. void ps3_set_ctr_size(u32 cpu, u32 phys_ctr, u32 ctr_size);
  448. void ps3_enable_pm(u32 cpu);
  449. void ps3_disable_pm(u32 cpu);
  450. void ps3_enable_pm_interrupts(u32 cpu, u32 thread, u32 mask);
  451. void ps3_disable_pm_interrupts(u32 cpu);
  452. u32 ps3_get_and_clear_pm_interrupts(u32 cpu);
  453. void ps3_sync_irq(int node);
  454. u32 ps3_get_hw_thread_id(int cpu);
  455. u64 ps3_get_spe_id(void *arg);
  456. /* mutex synchronizing GPU accesses and video mode changes */
  457. extern struct mutex ps3_gpu_mutex;
  458. #endif