cpm.h 3.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106
  1. #ifndef __CPM_H
  2. #define __CPM_H
  3. #include <linux/compiler.h>
  4. #include <linux/types.h>
  5. #include <linux/of.h>
  6. /* Opcodes common to CPM1 and CPM2
  7. */
  8. #define CPM_CR_INIT_TRX ((ushort)0x0000)
  9. #define CPM_CR_INIT_RX ((ushort)0x0001)
  10. #define CPM_CR_INIT_TX ((ushort)0x0002)
  11. #define CPM_CR_HUNT_MODE ((ushort)0x0003)
  12. #define CPM_CR_STOP_TX ((ushort)0x0004)
  13. #define CPM_CR_GRA_STOP_TX ((ushort)0x0005)
  14. #define CPM_CR_RESTART_TX ((ushort)0x0006)
  15. #define CPM_CR_CLOSE_RX_BD ((ushort)0x0007)
  16. #define CPM_CR_SET_GADDR ((ushort)0x0008)
  17. #define CPM_CR_SET_TIMER ((ushort)0x0008)
  18. #define CPM_CR_STOP_IDMA ((ushort)0x000b)
  19. /* Buffer descriptors used by many of the CPM protocols. */
  20. typedef struct cpm_buf_desc {
  21. ushort cbd_sc; /* Status and Control */
  22. ushort cbd_datlen; /* Data length in buffer */
  23. uint cbd_bufaddr; /* Buffer address in host memory */
  24. } cbd_t;
  25. /* Buffer descriptor control/status used by serial
  26. */
  27. #define BD_SC_EMPTY (0x8000) /* Receive is empty */
  28. #define BD_SC_READY (0x8000) /* Transmit is ready */
  29. #define BD_SC_WRAP (0x2000) /* Last buffer descriptor */
  30. #define BD_SC_INTRPT (0x1000) /* Interrupt on change */
  31. #define BD_SC_LAST (0x0800) /* Last buffer in frame */
  32. #define BD_SC_TC (0x0400) /* Transmit CRC */
  33. #define BD_SC_CM (0x0200) /* Continous mode */
  34. #define BD_SC_ID (0x0100) /* Rec'd too many idles */
  35. #define BD_SC_P (0x0100) /* xmt preamble */
  36. #define BD_SC_BR (0x0020) /* Break received */
  37. #define BD_SC_FR (0x0010) /* Framing error */
  38. #define BD_SC_PR (0x0008) /* Parity error */
  39. #define BD_SC_NAK (0x0004) /* NAK - did not respond */
  40. #define BD_SC_OV (0x0002) /* Overrun */
  41. #define BD_SC_UN (0x0002) /* Underrun */
  42. #define BD_SC_CD (0x0001) /* */
  43. #define BD_SC_CL (0x0001) /* Collision */
  44. /* Buffer descriptor control/status used by Ethernet receive.
  45. * Common to SCC and FCC.
  46. */
  47. #define BD_ENET_RX_EMPTY (0x8000)
  48. #define BD_ENET_RX_WRAP (0x2000)
  49. #define BD_ENET_RX_INTR (0x1000)
  50. #define BD_ENET_RX_LAST (0x0800)
  51. #define BD_ENET_RX_FIRST (0x0400)
  52. #define BD_ENET_RX_MISS (0x0100)
  53. #define BD_ENET_RX_BC (0x0080) /* FCC Only */
  54. #define BD_ENET_RX_MC (0x0040) /* FCC Only */
  55. #define BD_ENET_RX_LG (0x0020)
  56. #define BD_ENET_RX_NO (0x0010)
  57. #define BD_ENET_RX_SH (0x0008)
  58. #define BD_ENET_RX_CR (0x0004)
  59. #define BD_ENET_RX_OV (0x0002)
  60. #define BD_ENET_RX_CL (0x0001)
  61. #define BD_ENET_RX_STATS (0x01ff) /* All status bits */
  62. /* Buffer descriptor control/status used by Ethernet transmit.
  63. * Common to SCC and FCC.
  64. */
  65. #define BD_ENET_TX_READY (0x8000)
  66. #define BD_ENET_TX_PAD (0x4000)
  67. #define BD_ENET_TX_WRAP (0x2000)
  68. #define BD_ENET_TX_INTR (0x1000)
  69. #define BD_ENET_TX_LAST (0x0800)
  70. #define BD_ENET_TX_TC (0x0400)
  71. #define BD_ENET_TX_DEF (0x0200)
  72. #define BD_ENET_TX_HB (0x0100)
  73. #define BD_ENET_TX_LC (0x0080)
  74. #define BD_ENET_TX_RL (0x0040)
  75. #define BD_ENET_TX_RCMASK (0x003c)
  76. #define BD_ENET_TX_UN (0x0002)
  77. #define BD_ENET_TX_CSL (0x0001)
  78. #define BD_ENET_TX_STATS (0x03ff) /* All status bits */
  79. /* Buffer descriptor control/status used by Transparent mode SCC.
  80. */
  81. #define BD_SCC_TX_LAST (0x0800)
  82. /* Buffer descriptor control/status used by I2C.
  83. */
  84. #define BD_I2C_START (0x0400)
  85. int cpm_muram_init(void);
  86. unsigned long cpm_muram_alloc(unsigned long size, unsigned long align);
  87. int cpm_muram_free(unsigned long offset);
  88. unsigned long cpm_muram_alloc_fixed(unsigned long offset, unsigned long size);
  89. void __iomem *cpm_muram_addr(unsigned long offset);
  90. unsigned long cpm_muram_offset(void __iomem *addr);
  91. dma_addr_t cpm_muram_dma(void __iomem *addr);
  92. int cpm_command(u32 command, u8 opcode);
  93. int cpm2_gpiochip_add32(struct device_node *np);
  94. #endif