yosemite.dts 7.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306
  1. /*
  2. * Device Tree Source for AMCC Yosemite
  3. *
  4. * Copyright 2008 IBM Corp.
  5. * Josh Boyer <jwboyer@linux.vnet.ibm.com>
  6. *
  7. * This file is licensed under the terms of the GNU General Public
  8. * License version 2. This program is licensed "as is" without
  9. * any warranty of any kind, whether express or implied.
  10. */
  11. /dts-v1/;
  12. / {
  13. #address-cells = <2>;
  14. #size-cells = <1>;
  15. model = "amcc,yosemite";
  16. compatible = "amcc,yosemite";
  17. dcr-parent = <&{/cpus/cpu@0}>;
  18. aliases {
  19. ethernet0 = &EMAC0;
  20. ethernet1 = &EMAC1;
  21. serial0 = &UART0;
  22. serial1 = &UART1;
  23. serial2 = &UART2;
  24. serial3 = &UART3;
  25. };
  26. cpus {
  27. #address-cells = <1>;
  28. #size-cells = <0>;
  29. cpu@0 {
  30. device_type = "cpu";
  31. model = "PowerPC,440EP";
  32. reg = <0x00000000>;
  33. clock-frequency = <0>; /* Filled in by zImage */
  34. timebase-frequency = <0>; /* Filled in by zImage */
  35. i-cache-line-size = <32>;
  36. d-cache-line-size = <32>;
  37. i-cache-size = <32768>;
  38. d-cache-size = <32768>;
  39. dcr-controller;
  40. dcr-access-method = "native";
  41. };
  42. };
  43. memory {
  44. device_type = "memory";
  45. reg = <0x00000000 0x00000000 0x00000000>; /* Filled in by zImage */
  46. };
  47. UIC0: interrupt-controller0 {
  48. compatible = "ibm,uic-440ep","ibm,uic";
  49. interrupt-controller;
  50. cell-index = <0>;
  51. dcr-reg = <0x0c0 0x009>;
  52. #address-cells = <0>;
  53. #size-cells = <0>;
  54. #interrupt-cells = <2>;
  55. };
  56. UIC1: interrupt-controller1 {
  57. compatible = "ibm,uic-440ep","ibm,uic";
  58. interrupt-controller;
  59. cell-index = <1>;
  60. dcr-reg = <0x0d0 0x009>;
  61. #address-cells = <0>;
  62. #size-cells = <0>;
  63. #interrupt-cells = <2>;
  64. interrupts = <0x1e 0x4 0x1f 0x4>; /* cascade */
  65. interrupt-parent = <&UIC0>;
  66. };
  67. SDR0: sdr {
  68. compatible = "ibm,sdr-440ep";
  69. dcr-reg = <0x00e 0x002>;
  70. };
  71. CPR0: cpr {
  72. compatible = "ibm,cpr-440ep";
  73. dcr-reg = <0x00c 0x002>;
  74. };
  75. plb {
  76. compatible = "ibm,plb-440ep", "ibm,plb-440gp", "ibm,plb4";
  77. #address-cells = <2>;
  78. #size-cells = <1>;
  79. ranges;
  80. clock-frequency = <0>; /* Filled in by zImage */
  81. SDRAM0: sdram {
  82. compatible = "ibm,sdram-440ep", "ibm,sdram-405gp";
  83. dcr-reg = <0x010 0x002>;
  84. };
  85. DMA0: dma {
  86. compatible = "ibm,dma-440ep", "ibm,dma-440gp";
  87. dcr-reg = <0x100 0x027>;
  88. };
  89. MAL0: mcmal {
  90. compatible = "ibm,mcmal-440ep", "ibm,mcmal-440gp", "ibm,mcmal";
  91. dcr-reg = <0x180 0x062>;
  92. num-tx-chans = <4>;
  93. num-rx-chans = <2>;
  94. interrupt-parent = <&MAL0>;
  95. interrupts = <0x0 0x1 0x2 0x3 0x4>;
  96. #interrupt-cells = <1>;
  97. #address-cells = <0>;
  98. #size-cells = <0>;
  99. interrupt-map = </*TXEOB*/ 0x0 &UIC0 0xa 0x4
  100. /*RXEOB*/ 0x1 &UIC0 0xb 0x4
  101. /*SERR*/ 0x2 &UIC1 0x0 0x4
  102. /*TXDE*/ 0x3 &UIC1 0x1 0x4
  103. /*RXDE*/ 0x4 &UIC1 0x2 0x4>;
  104. };
  105. POB0: opb {
  106. compatible = "ibm,opb-440ep", "ibm,opb-440gp", "ibm,opb";
  107. #address-cells = <1>;
  108. #size-cells = <1>;
  109. /* Bamboo is oddball in the 44x world and doesn't use the ERPN
  110. * bits.
  111. */
  112. ranges = <0x00000000 0x00000000 0x00000000 0x80000000
  113. 0x80000000 0x00000000 0x80000000 0x80000000>;
  114. interrupt-parent = <&UIC1>;
  115. interrupts = <0x7 0x4>;
  116. clock-frequency = <0>; /* Filled in by zImage */
  117. EBC0: ebc {
  118. compatible = "ibm,ebc-440ep", "ibm,ebc-440gp", "ibm,ebc";
  119. dcr-reg = <0x012 0x002>;
  120. #address-cells = <2>;
  121. #size-cells = <1>;
  122. clock-frequency = <0>; /* Filled in by zImage */
  123. interrupts = <0x5 0x1>;
  124. interrupt-parent = <&UIC1>;
  125. };
  126. UART0: serial@ef600300 {
  127. device_type = "serial";
  128. compatible = "ns16550";
  129. reg = <0xef600300 0x00000008>;
  130. virtual-reg = <0xef600300>;
  131. clock-frequency = <0>; /* Filled in by zImage */
  132. current-speed = <115200>;
  133. interrupt-parent = <&UIC0>;
  134. interrupts = <0x0 0x4>;
  135. };
  136. UART1: serial@ef600400 {
  137. device_type = "serial";
  138. compatible = "ns16550";
  139. reg = <0xef600400 0x00000008>;
  140. virtual-reg = <0xef600400>;
  141. clock-frequency = <0>;
  142. current-speed = <0>;
  143. interrupt-parent = <&UIC0>;
  144. interrupts = <0x1 0x4>;
  145. };
  146. UART2: serial@ef600500 {
  147. device_type = "serial";
  148. compatible = "ns16550";
  149. reg = <0xef600500 0x00000008>;
  150. virtual-reg = <0xef600500>;
  151. clock-frequency = <0>;
  152. current-speed = <0>;
  153. interrupt-parent = <&UIC0>;
  154. interrupts = <0x3 0x4>;
  155. status = "disabled";
  156. };
  157. UART3: serial@ef600600 {
  158. device_type = "serial";
  159. compatible = "ns16550";
  160. reg = <0xef600600 0x00000008>;
  161. virtual-reg = <0xef600600>;
  162. clock-frequency = <0>;
  163. current-speed = <0>;
  164. interrupt-parent = <&UIC0>;
  165. interrupts = <0x4 0x4>;
  166. status = "disabled";
  167. };
  168. IIC0: i2c@ef600700 {
  169. compatible = "ibm,iic-440ep", "ibm,iic-440gp", "ibm,iic";
  170. reg = <0xef600700 0x00000014>;
  171. interrupt-parent = <&UIC0>;
  172. interrupts = <0x2 0x4>;
  173. };
  174. IIC1: i2c@ef600800 {
  175. compatible = "ibm,iic-440ep", "ibm,iic-440gp", "ibm,iic";
  176. reg = <0xef600800 0x00000014>;
  177. interrupt-parent = <&UIC0>;
  178. interrupts = <0x7 0x4>;
  179. };
  180. spi@ef600900 {
  181. compatible = "amcc,spi-440ep";
  182. reg = <0xef600900 0x00000006>;
  183. interrupts = <0x8 0x4>;
  184. interrupt-parent = <&UIC0>;
  185. };
  186. ZMII0: emac-zmii@ef600d00 {
  187. compatible = "ibm,zmii-440ep", "ibm,zmii-440gp", "ibm,zmii";
  188. reg = <0xef600d00 0x0000000c>;
  189. };
  190. EMAC0: ethernet@ef600e00 {
  191. device_type = "network";
  192. compatible = "ibm,emac-440ep", "ibm,emac-440gp", "ibm,emac";
  193. interrupt-parent = <&UIC1>;
  194. interrupts = <0x1c 0x4 0x1d 0x4>;
  195. reg = <0xef600e00 0x00000070>;
  196. local-mac-address = [000000000000];
  197. mal-device = <&MAL0>;
  198. mal-tx-channel = <0 1>;
  199. mal-rx-channel = <0>;
  200. cell-index = <0>;
  201. max-frame-size = <1500>;
  202. rx-fifo-size = <4096>;
  203. tx-fifo-size = <2048>;
  204. phy-mode = "rmii";
  205. phy-map = <0x00000000>;
  206. zmii-device = <&ZMII0>;
  207. zmii-channel = <0>;
  208. };
  209. EMAC1: ethernet@ef600f00 {
  210. device_type = "network";
  211. compatible = "ibm,emac-440ep", "ibm,emac-440gp", "ibm,emac";
  212. interrupt-parent = <&UIC1>;
  213. interrupts = <0x1e 0x4 0x1f 0x4>;
  214. reg = <0xef600f00 0x00000070>;
  215. local-mac-address = [000000000000];
  216. mal-device = <&MAL0>;
  217. mal-tx-channel = <2 3>;
  218. mal-rx-channel = <1>;
  219. cell-index = <1>;
  220. max-frame-size = <1500>;
  221. rx-fifo-size = <4096>;
  222. tx-fifo-size = <2048>;
  223. phy-mode = "rmii";
  224. phy-map = <0x00000000>;
  225. zmii-device = <&ZMII0>;
  226. zmii-channel = <1>;
  227. };
  228. usb@ef601000 {
  229. compatible = "ohci-be";
  230. reg = <0xef601000 0x00000080>;
  231. interrupts = <0x8 0x4 0x9 0x4>;
  232. interrupt-parent = < &UIC1 >;
  233. };
  234. };
  235. PCI0: pci@ec000000 {
  236. device_type = "pci";
  237. #interrupt-cells = <1>;
  238. #size-cells = <2>;
  239. #address-cells = <3>;
  240. compatible = "ibm,plb440ep-pci", "ibm,plb-pci";
  241. primary;
  242. reg = <0x00000000 0xeec00000 0x00000008 /* Config space access */
  243. 0x00000000 0xeed00000 0x00000004 /* IACK */
  244. 0x00000000 0xeed00000 0x00000004 /* Special cycle */
  245. 0x00000000 0xef400000 0x00000040>; /* Internal registers */
  246. /* Outbound ranges, one memory and one IO,
  247. * later cannot be changed. Chip supports a second
  248. * IO range but we don't use it for now
  249. */
  250. ranges = <0x02000000 0x00000000 0xa0000000 0x00000000 0xa0000000 0x00000000 0x20000000
  251. 0x01000000 0x00000000 0x00000000 0x00000000 0xe8000000 0x00000000 0x00010000>;
  252. /* Inbound 2GB range starting at 0 */
  253. dma-ranges = <0x42000000 0x0 0x0 0x0 0x0 0x0 0x80000000>;
  254. /* Bamboo has all 4 IRQ pins tied together per slot */
  255. interrupt-map-mask = <0xf800 0x0 0x0 0x0>;
  256. interrupt-map = <
  257. /* IDSEL 1 */
  258. 0x800 0x0 0x0 0x0 &UIC0 0x1c 0x8
  259. /* IDSEL 2 */
  260. 0x1000 0x0 0x0 0x0 &UIC0 0x1b 0x8
  261. /* IDSEL 3 */
  262. 0x1800 0x0 0x0 0x0 &UIC0 0x1a 0x8
  263. /* IDSEL 4 */
  264. 0x2000 0x0 0x0 0x0 &UIC0 0x19 0x8
  265. >;
  266. };
  267. };
  268. chosen {
  269. linux,stdout-path = "/plb/opb/serial@ef600300";
  270. };
  271. };