ip32_ints.h 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114
  1. /*
  2. * This file is subject to the terms and conditions of the GNU General Public
  3. * License. See the file "COPYING" in the main directory of this archive
  4. * for more details.
  5. *
  6. * Copyright (C) 2000 Harald Koerfgen
  7. */
  8. #ifndef __ASM_IP32_INTS_H
  9. #define __ASM_IP32_INTS_H
  10. #include <asm/irq.h>
  11. /*
  12. * This list reflects the assignment of interrupt numbers to
  13. * interrupting events. Order is fairly irrelevant to handling
  14. * priority. This differs from irix.
  15. */
  16. enum ip32_irq_no {
  17. /*
  18. * CPU interrupts are 0 ... 7
  19. */
  20. CRIME_IRQ_BASE = MIPS_CPU_IRQ_BASE + 8,
  21. /*
  22. * MACE
  23. */
  24. MACE_VID_IN1_IRQ = CRIME_IRQ_BASE,
  25. MACE_VID_IN2_IRQ,
  26. MACE_VID_OUT_IRQ,
  27. MACE_ETHERNET_IRQ,
  28. /* SUPERIO, MISC, and AUDIO are MACEISA */
  29. __MACE_SUPERIO,
  30. __MACE_MISC,
  31. __MACE_AUDIO,
  32. MACE_PCI_BRIDGE_IRQ,
  33. /*
  34. * MACEPCI
  35. */
  36. MACEPCI_SCSI0_IRQ,
  37. MACEPCI_SCSI1_IRQ,
  38. MACEPCI_SLOT0_IRQ,
  39. MACEPCI_SLOT1_IRQ,
  40. MACEPCI_SLOT2_IRQ,
  41. MACEPCI_SHARED0_IRQ,
  42. MACEPCI_SHARED1_IRQ,
  43. MACEPCI_SHARED2_IRQ,
  44. /*
  45. * CRIME
  46. */
  47. CRIME_GBE0_IRQ,
  48. CRIME_GBE1_IRQ,
  49. CRIME_GBE2_IRQ,
  50. CRIME_GBE3_IRQ,
  51. CRIME_CPUERR_IRQ,
  52. CRIME_MEMERR_IRQ,
  53. CRIME_RE_EMPTY_E_IRQ,
  54. CRIME_RE_FULL_E_IRQ,
  55. CRIME_RE_IDLE_E_IRQ,
  56. CRIME_RE_EMPTY_L_IRQ,
  57. CRIME_RE_FULL_L_IRQ,
  58. CRIME_RE_IDLE_L_IRQ,
  59. CRIME_SOFT0_IRQ,
  60. CRIME_SOFT1_IRQ,
  61. CRIME_SOFT2_IRQ,
  62. CRIME_SYSCORERR_IRQ = CRIME_SOFT2_IRQ,
  63. CRIME_VICE_IRQ,
  64. /*
  65. * MACEISA
  66. */
  67. MACEISA_AUDIO_SW_IRQ,
  68. MACEISA_AUDIO_SC_IRQ,
  69. MACEISA_AUDIO1_DMAT_IRQ,
  70. MACEISA_AUDIO1_OF_IRQ,
  71. MACEISA_AUDIO2_DMAT_IRQ,
  72. MACEISA_AUDIO2_MERR_IRQ,
  73. MACEISA_AUDIO3_DMAT_IRQ,
  74. MACEISA_AUDIO3_MERR_IRQ,
  75. MACEISA_RTC_IRQ,
  76. MACEISA_KEYB_IRQ,
  77. /* MACEISA_KEYB_POLL is not an IRQ */
  78. __MACEISA_KEYB_POLL,
  79. MACEISA_MOUSE_IRQ,
  80. /* MACEISA_MOUSE_POLL is not an IRQ */
  81. __MACEISA_MOUSE_POLL,
  82. MACEISA_TIMER0_IRQ,
  83. MACEISA_TIMER1_IRQ,
  84. MACEISA_TIMER2_IRQ,
  85. MACEISA_PARALLEL_IRQ,
  86. MACEISA_PAR_CTXA_IRQ,
  87. MACEISA_PAR_CTXB_IRQ,
  88. MACEISA_PAR_MERR_IRQ,
  89. MACEISA_SERIAL1_IRQ,
  90. MACEISA_SERIAL1_TDMAT_IRQ,
  91. MACEISA_SERIAL1_TDMAPR_IRQ,
  92. MACEISA_SERIAL1_TDMAME_IRQ,
  93. MACEISA_SERIAL1_RDMAT_IRQ,
  94. MACEISA_SERIAL1_RDMAOR_IRQ,
  95. MACEISA_SERIAL2_IRQ,
  96. MACEISA_SERIAL2_TDMAT_IRQ,
  97. MACEISA_SERIAL2_TDMAPR_IRQ,
  98. MACEISA_SERIAL2_TDMAME_IRQ,
  99. MACEISA_SERIAL2_RDMAT_IRQ,
  100. MACEISA_SERIAL2_RDMAOR_IRQ,
  101. IP32_IRQ_MAX = MACEISA_SERIAL2_RDMAOR_IRQ
  102. };
  103. #endif /* __ASM_IP32_INTS_H */