123456789101112131415161718192021222324 |
- /*
- * Blackfin cache control code (simpler control-style functions)
- *
- * Copyright 2004-2008 Analog Devices Inc.
- *
- * Enter bugs at http://blackfin.uclinux.org/
- *
- * Licensed under the GPL-2 or later.
- */
- #include <asm/blackfin.h>
- /* Invalidate the Entire Data cache by
- * clearing DMC[1:0] bits
- */
- void blackfin_invalidate_entire_dcache(void)
- {
- u32 dmem = bfin_read_DMEM_CONTROL();
- SSYNC();
- bfin_write_DMEM_CONTROL(dmem & ~0xc);
- SSYNC();
- bfin_write_DMEM_CONTROL(dmem);
- SSYNC();
- }
|