irqchip.c 5.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191
  1. /*
  2. * File: arch/blackfin/kernel/irqchip.c
  3. * Based on:
  4. * Author:
  5. *
  6. * Created:
  7. * Description: This file contains the simple DMA Implementation for Blackfin
  8. *
  9. * Modified:
  10. * Copyright 2004-2006 Analog Devices Inc.
  11. *
  12. * Bugs: Enter bugs at http://blackfin.uclinux.org/
  13. *
  14. * This program is free software; you can redistribute it and/or modify
  15. * it under the terms of the GNU General Public License as published by
  16. * the Free Software Foundation; either version 2 of the License, or
  17. * (at your option) any later version.
  18. *
  19. * This program is distributed in the hope that it will be useful,
  20. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  21. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  22. * GNU General Public License for more details.
  23. *
  24. * You should have received a copy of the GNU General Public License
  25. * along with this program; if not, see the file COPYING, or write
  26. * to the Free Software Foundation, Inc.,
  27. * 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
  28. */
  29. #include <linux/kernel_stat.h>
  30. #include <linux/module.h>
  31. #include <linux/random.h>
  32. #include <linux/seq_file.h>
  33. #include <linux/kallsyms.h>
  34. #include <linux/interrupt.h>
  35. #include <linux/irq.h>
  36. #include <asm/trace.h>
  37. #include <asm/pda.h>
  38. static atomic_t irq_err_count;
  39. static spinlock_t irq_controller_lock;
  40. /*
  41. * Dummy mask/unmask handler
  42. */
  43. void dummy_mask_unmask_irq(unsigned int irq)
  44. {
  45. }
  46. void ack_bad_irq(unsigned int irq)
  47. {
  48. atomic_inc(&irq_err_count);
  49. printk(KERN_ERR "IRQ: spurious interrupt %d\n", irq);
  50. }
  51. static struct irq_chip bad_chip = {
  52. .ack = dummy_mask_unmask_irq,
  53. .mask = dummy_mask_unmask_irq,
  54. .unmask = dummy_mask_unmask_irq,
  55. };
  56. static struct irq_desc bad_irq_desc = {
  57. .status = IRQ_DISABLED,
  58. .chip = &bad_chip,
  59. .handle_irq = handle_bad_irq,
  60. .depth = 1,
  61. .lock = __SPIN_LOCK_UNLOCKED(irq_desc->lock),
  62. #ifdef CONFIG_SMP
  63. .affinity = CPU_MASK_ALL
  64. #endif
  65. };
  66. #ifdef CONFIG_CPUMASK_OFFSTACK
  67. /* We are not allocating a variable-sized bad_irq_desc.affinity */
  68. #error "Blackfin architecture does not support CONFIG_CPUMASK_OFFSTACK."
  69. #endif
  70. int show_interrupts(struct seq_file *p, void *v)
  71. {
  72. int i = *(loff_t *) v, j;
  73. struct irqaction *action;
  74. unsigned long flags;
  75. if (i < NR_IRQS) {
  76. spin_lock_irqsave(&irq_desc[i].lock, flags);
  77. action = irq_desc[i].action;
  78. if (!action)
  79. goto skip;
  80. seq_printf(p, "%3d: ", i);
  81. for_each_online_cpu(j)
  82. seq_printf(p, "%10u ", kstat_irqs_cpu(i, j));
  83. seq_printf(p, " %8s", irq_desc[i].chip->name);
  84. seq_printf(p, " %s", action->name);
  85. for (action = action->next; action; action = action->next)
  86. seq_printf(p, " %s", action->name);
  87. seq_putc(p, '\n');
  88. skip:
  89. spin_unlock_irqrestore(&irq_desc[i].lock, flags);
  90. } else if (i == NR_IRQS) {
  91. seq_printf(p, "NMI: ");
  92. for_each_online_cpu(j)
  93. seq_printf(p, "%10u ", cpu_pda[j].__nmi_count);
  94. seq_printf(p, " CORE Non Maskable Interrupt\n");
  95. seq_printf(p, "Err: %10u\n", atomic_read(&irq_err_count));
  96. }
  97. return 0;
  98. }
  99. /*
  100. * do_IRQ handles all hardware IRQs. Decoded IRQs should not
  101. * come via this function. Instead, they should provide their
  102. * own 'handler'
  103. */
  104. #ifdef CONFIG_DO_IRQ_L1
  105. __attribute__((l1_text))
  106. #endif
  107. asmlinkage void asm_do_IRQ(unsigned int irq, struct pt_regs *regs)
  108. {
  109. struct pt_regs *old_regs;
  110. struct irq_desc *desc = irq_desc + irq;
  111. #ifndef CONFIG_IPIPE
  112. unsigned short pending, other_ints;
  113. #endif
  114. old_regs = set_irq_regs(regs);
  115. /*
  116. * Some hardware gives randomly wrong interrupts. Rather
  117. * than crashing, do something sensible.
  118. */
  119. if (irq >= NR_IRQS)
  120. desc = &bad_irq_desc;
  121. irq_enter();
  122. #ifdef CONFIG_DEBUG_STACKOVERFLOW
  123. /* Debugging check for stack overflow: is there less than STACK_WARN free? */
  124. {
  125. long sp;
  126. sp = __get_SP() & (THREAD_SIZE-1);
  127. if (unlikely(sp < (sizeof(struct thread_info) + STACK_WARN))) {
  128. dump_stack();
  129. printk(KERN_EMERG "%s: possible stack overflow while handling irq %i "
  130. " only %ld bytes free\n",
  131. __func__, irq, sp - sizeof(struct thread_info));
  132. }
  133. }
  134. #endif
  135. generic_handle_irq(irq);
  136. #ifndef CONFIG_IPIPE
  137. /*
  138. * If we're the only interrupt running (ignoring IRQ15 which
  139. * is for syscalls), lower our priority to IRQ14 so that
  140. * softirqs run at that level. If there's another,
  141. * lower-level interrupt, irq_exit will defer softirqs to
  142. * that. If the interrupt pipeline is enabled, we are already
  143. * running at IRQ14 priority, so we don't need this code.
  144. */
  145. CSYNC();
  146. pending = bfin_read_IPEND() & ~0x8000;
  147. other_ints = pending & (pending - 1);
  148. if (other_ints == 0)
  149. lower_to_irq14();
  150. #endif /* !CONFIG_IPIPE */
  151. irq_exit();
  152. set_irq_regs(old_regs);
  153. }
  154. void __init init_IRQ(void)
  155. {
  156. struct irq_desc *desc;
  157. int irq;
  158. spin_lock_init(&irq_controller_lock);
  159. for (irq = 0, desc = irq_desc; irq < NR_IRQS; irq++, desc++) {
  160. *desc = bad_irq_desc;
  161. }
  162. init_arch_irq();
  163. #ifdef CONFIG_DEBUG_BFIN_HWTRACE_EXPAND
  164. /* Now that evt_ivhw is set up, turn this on */
  165. trace_buff_offset = 0;
  166. bfin_write_TBUFCTL(BFIN_TRACE_ON);
  167. printk(KERN_INFO "Hardware Trace expanded to %ik\n",
  168. 1 << CONFIG_DEBUG_BFIN_HWTRACE_EXPAND_LEN);
  169. #endif
  170. }