saa7134-dvb.c 38 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277
  1. /*
  2. *
  3. * (c) 2004 Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]
  4. *
  5. * Extended 3 / 2005 by Hartmut Hackmann to support various
  6. * cards with the tda10046 DVB-T channel decoder
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License as published by
  10. * the Free Software Foundation; either version 2 of the License, or
  11. * (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  21. */
  22. #include <linux/init.h>
  23. #include <linux/list.h>
  24. #include <linux/module.h>
  25. #include <linux/kernel.h>
  26. #include <linux/slab.h>
  27. #include <linux/delay.h>
  28. #include <linux/kthread.h>
  29. #include <linux/suspend.h>
  30. #include "saa7134-reg.h"
  31. #include "saa7134.h"
  32. #include <media/v4l2-common.h>
  33. #include "dvb-pll.h"
  34. #ifdef HAVE_MT352
  35. # include "mt352.h"
  36. # include "mt352_priv.h" /* FIXME */
  37. #endif
  38. #ifdef HAVE_TDA1004X
  39. # include "tda1004x.h"
  40. #endif
  41. #ifdef HAVE_NXT200X
  42. # include "nxt200x.h"
  43. #endif
  44. MODULE_AUTHOR("Gerd Knorr <kraxel@bytesex.org> [SuSE Labs]");
  45. MODULE_LICENSE("GPL");
  46. static unsigned int antenna_pwr = 0;
  47. module_param(antenna_pwr, int, 0444);
  48. MODULE_PARM_DESC(antenna_pwr,"enable antenna power (Pinnacle 300i)");
  49. /* ------------------------------------------------------------------ */
  50. #ifdef HAVE_MT352
  51. static int pinnacle_antenna_pwr(struct saa7134_dev *dev, int on)
  52. {
  53. u32 ok;
  54. if (!on) {
  55. saa_setl(SAA7134_GPIO_GPMODE0 >> 2, (1 << 26));
  56. saa_clearl(SAA7134_GPIO_GPSTATUS0 >> 2, (1 << 26));
  57. return 0;
  58. }
  59. saa_setl(SAA7134_GPIO_GPMODE0 >> 2, (1 << 26));
  60. saa_setl(SAA7134_GPIO_GPSTATUS0 >> 2, (1 << 26));
  61. udelay(10);
  62. saa_setl(SAA7134_GPIO_GPMODE0 >> 2, (1 << 28));
  63. saa_clearl(SAA7134_GPIO_GPSTATUS0 >> 2, (1 << 28));
  64. udelay(10);
  65. saa_setl(SAA7134_GPIO_GPSTATUS0 >> 2, (1 << 28));
  66. udelay(10);
  67. ok = saa_readl(SAA7134_GPIO_GPSTATUS0) & (1 << 27);
  68. printk("%s: %s %s\n", dev->name, __FUNCTION__,
  69. ok ? "on" : "off");
  70. if (!ok)
  71. saa_clearl(SAA7134_GPIO_GPSTATUS0 >> 2, (1 << 26));
  72. return ok;
  73. }
  74. static int mt352_pinnacle_init(struct dvb_frontend* fe)
  75. {
  76. static u8 clock_config [] = { CLOCK_CTL, 0x3d, 0x28 };
  77. static u8 reset [] = { RESET, 0x80 };
  78. static u8 adc_ctl_1_cfg [] = { ADC_CTL_1, 0x40 };
  79. static u8 agc_cfg [] = { AGC_TARGET, 0x28, 0xa0 };
  80. static u8 capt_range_cfg[] = { CAPT_RANGE, 0x31 };
  81. static u8 fsm_ctl_cfg[] = { 0x7b, 0x04 };
  82. static u8 gpp_ctl_cfg [] = { GPP_CTL, 0x0f };
  83. static u8 scan_ctl_cfg [] = { SCAN_CTL, 0x0d };
  84. static u8 irq_cfg [] = { INTERRUPT_EN_0, 0x00, 0x00, 0x00, 0x00 };
  85. struct saa7134_dev *dev= fe->dvb->priv;
  86. printk("%s: %s called\n",dev->name,__FUNCTION__);
  87. mt352_write(fe, clock_config, sizeof(clock_config));
  88. udelay(200);
  89. mt352_write(fe, reset, sizeof(reset));
  90. mt352_write(fe, adc_ctl_1_cfg, sizeof(adc_ctl_1_cfg));
  91. mt352_write(fe, agc_cfg, sizeof(agc_cfg));
  92. mt352_write(fe, capt_range_cfg, sizeof(capt_range_cfg));
  93. mt352_write(fe, gpp_ctl_cfg, sizeof(gpp_ctl_cfg));
  94. mt352_write(fe, fsm_ctl_cfg, sizeof(fsm_ctl_cfg));
  95. mt352_write(fe, scan_ctl_cfg, sizeof(scan_ctl_cfg));
  96. mt352_write(fe, irq_cfg, sizeof(irq_cfg));
  97. return 0;
  98. }
  99. static int mt352_aver777_init(struct dvb_frontend* fe)
  100. {
  101. static u8 clock_config [] = { CLOCK_CTL, 0x38, 0x2d };
  102. static u8 reset [] = { RESET, 0x80 };
  103. static u8 adc_ctl_1_cfg [] = { ADC_CTL_1, 0x40 };
  104. static u8 agc_cfg [] = { AGC_TARGET, 0x28, 0xa0 };
  105. static u8 capt_range_cfg[] = { CAPT_RANGE, 0x33 };
  106. mt352_write(fe, clock_config, sizeof(clock_config));
  107. udelay(200);
  108. mt352_write(fe, reset, sizeof(reset));
  109. mt352_write(fe, adc_ctl_1_cfg, sizeof(adc_ctl_1_cfg));
  110. mt352_write(fe, agc_cfg, sizeof(agc_cfg));
  111. mt352_write(fe, capt_range_cfg, sizeof(capt_range_cfg));
  112. return 0;
  113. }
  114. static int mt352_pinnacle_tuner_set_params(struct dvb_frontend* fe,
  115. struct dvb_frontend_parameters* params)
  116. {
  117. u8 off[] = { 0x00, 0xf1};
  118. u8 on[] = { 0x00, 0x71};
  119. struct i2c_msg msg = {.addr=0x43, .flags=0, .buf=off, .len = sizeof(off)};
  120. struct saa7134_dev *dev = fe->dvb->priv;
  121. struct v4l2_frequency f;
  122. /* set frequency (mt2050) */
  123. f.tuner = 0;
  124. f.type = V4L2_TUNER_DIGITAL_TV;
  125. f.frequency = params->frequency / 1000 * 16 / 1000;
  126. if (fe->ops.i2c_gate_ctrl)
  127. fe->ops.i2c_gate_ctrl(fe, 1);
  128. i2c_transfer(&dev->i2c_adap, &msg, 1);
  129. saa7134_i2c_call_clients(dev,VIDIOC_S_FREQUENCY,&f);
  130. msg.buf = on;
  131. if (fe->ops.i2c_gate_ctrl)
  132. fe->ops.i2c_gate_ctrl(fe, 1);
  133. i2c_transfer(&dev->i2c_adap, &msg, 1);
  134. pinnacle_antenna_pwr(dev, antenna_pwr);
  135. /* mt352 setup */
  136. return mt352_pinnacle_init(fe);
  137. }
  138. static int mt352_aver777_tuner_calc_regs(struct dvb_frontend *fe, struct dvb_frontend_parameters *params, u8* pllbuf, int buf_len)
  139. {
  140. if (buf_len < 5)
  141. return -EINVAL;
  142. pllbuf[0] = 0x61;
  143. dvb_pll_configure(&dvb_pll_philips_td1316, pllbuf+1,
  144. params->frequency,
  145. params->u.ofdm.bandwidth);
  146. return 5;
  147. }
  148. static struct mt352_config pinnacle_300i = {
  149. .demod_address = 0x3c >> 1,
  150. .adc_clock = 20333,
  151. .if2 = 36150,
  152. .no_tuner = 1,
  153. .demod_init = mt352_pinnacle_init,
  154. };
  155. static struct mt352_config avermedia_777 = {
  156. .demod_address = 0xf,
  157. .demod_init = mt352_aver777_init,
  158. };
  159. #endif
  160. /* ------------------------------------------------------------------ */
  161. #ifdef HAVE_TDA1004X
  162. static int philips_tda6651_pll_set(u8 addr, struct dvb_frontend *fe, struct dvb_frontend_parameters *params)
  163. {
  164. struct saa7134_dev *dev = fe->dvb->priv;
  165. u8 tuner_buf[4];
  166. struct i2c_msg tuner_msg = {.addr = addr,.flags = 0,.buf = tuner_buf,.len =
  167. sizeof(tuner_buf) };
  168. int tuner_frequency = 0;
  169. u8 band, cp, filter;
  170. /* determine charge pump */
  171. tuner_frequency = params->frequency + 36166000;
  172. if (tuner_frequency < 87000000)
  173. return -EINVAL;
  174. else if (tuner_frequency < 130000000)
  175. cp = 3;
  176. else if (tuner_frequency < 160000000)
  177. cp = 5;
  178. else if (tuner_frequency < 200000000)
  179. cp = 6;
  180. else if (tuner_frequency < 290000000)
  181. cp = 3;
  182. else if (tuner_frequency < 420000000)
  183. cp = 5;
  184. else if (tuner_frequency < 480000000)
  185. cp = 6;
  186. else if (tuner_frequency < 620000000)
  187. cp = 3;
  188. else if (tuner_frequency < 830000000)
  189. cp = 5;
  190. else if (tuner_frequency < 895000000)
  191. cp = 7;
  192. else
  193. return -EINVAL;
  194. /* determine band */
  195. if (params->frequency < 49000000)
  196. return -EINVAL;
  197. else if (params->frequency < 161000000)
  198. band = 1;
  199. else if (params->frequency < 444000000)
  200. band = 2;
  201. else if (params->frequency < 861000000)
  202. band = 4;
  203. else
  204. return -EINVAL;
  205. /* setup PLL filter */
  206. switch (params->u.ofdm.bandwidth) {
  207. case BANDWIDTH_6_MHZ:
  208. filter = 0;
  209. break;
  210. case BANDWIDTH_7_MHZ:
  211. filter = 0;
  212. break;
  213. case BANDWIDTH_8_MHZ:
  214. filter = 1;
  215. break;
  216. default:
  217. return -EINVAL;
  218. }
  219. /* calculate divisor
  220. * ((36166000+((1000000/6)/2)) + Finput)/(1000000/6)
  221. */
  222. tuner_frequency = (((params->frequency / 1000) * 6) + 217496) / 1000;
  223. /* setup tuner buffer */
  224. tuner_buf[0] = (tuner_frequency >> 8) & 0x7f;
  225. tuner_buf[1] = tuner_frequency & 0xff;
  226. tuner_buf[2] = 0xca;
  227. tuner_buf[3] = (cp << 5) | (filter << 3) | band;
  228. if (fe->ops.i2c_gate_ctrl)
  229. fe->ops.i2c_gate_ctrl(fe, 1);
  230. if (i2c_transfer(&dev->i2c_adap, &tuner_msg, 1) != 1)
  231. return -EIO;
  232. msleep(1);
  233. return 0;
  234. }
  235. static int philips_tda6651_pll_init(u8 addr, struct dvb_frontend *fe)
  236. {
  237. struct saa7134_dev *dev = fe->dvb->priv;
  238. static u8 tu1216_init[] = { 0x0b, 0xf5, 0x85, 0xab };
  239. struct i2c_msg tuner_msg = {.addr = addr,.flags = 0,.buf = tu1216_init,.len = sizeof(tu1216_init) };
  240. /* setup PLL configuration */
  241. if (fe->ops.i2c_gate_ctrl)
  242. fe->ops.i2c_gate_ctrl(fe, 1);
  243. if (i2c_transfer(&dev->i2c_adap, &tuner_msg, 1) != 1)
  244. return -EIO;
  245. msleep(1);
  246. return 0;
  247. }
  248. /* ------------------------------------------------------------------ */
  249. static int philips_tu1216_tuner_60_init(struct dvb_frontend *fe)
  250. {
  251. return philips_tda6651_pll_init(0x60, fe);
  252. }
  253. static int philips_tu1216_tuner_60_set_params(struct dvb_frontend *fe, struct dvb_frontend_parameters *params)
  254. {
  255. return philips_tda6651_pll_set(0x60, fe, params);
  256. }
  257. static int philips_tu1216_request_firmware(struct dvb_frontend *fe,
  258. const struct firmware **fw, char *name)
  259. {
  260. struct saa7134_dev *dev = fe->dvb->priv;
  261. return request_firmware(fw, name, &dev->pci->dev);
  262. }
  263. static struct tda1004x_config philips_tu1216_60_config = {
  264. .demod_address = 0x8,
  265. .invert = 1,
  266. .invert_oclk = 0,
  267. .xtal_freq = TDA10046_XTAL_4M,
  268. .agc_config = TDA10046_AGC_DEFAULT,
  269. .if_freq = TDA10046_FREQ_3617,
  270. .request_firmware = philips_tu1216_request_firmware,
  271. };
  272. /* ------------------------------------------------------------------ */
  273. static int philips_tu1216_tuner_61_init(struct dvb_frontend *fe)
  274. {
  275. return philips_tda6651_pll_init(0x61, fe);
  276. }
  277. static int philips_tu1216_tuner_61_set_params(struct dvb_frontend *fe, struct dvb_frontend_parameters *params)
  278. {
  279. return philips_tda6651_pll_set(0x61, fe, params);
  280. }
  281. static struct tda1004x_config philips_tu1216_61_config = {
  282. .demod_address = 0x8,
  283. .invert = 1,
  284. .invert_oclk = 0,
  285. .xtal_freq = TDA10046_XTAL_4M,
  286. .agc_config = TDA10046_AGC_DEFAULT,
  287. .if_freq = TDA10046_FREQ_3617,
  288. .request_firmware = philips_tu1216_request_firmware,
  289. };
  290. /* ------------------------------------------------------------------ */
  291. static int philips_europa_tuner_init(struct dvb_frontend *fe)
  292. {
  293. struct saa7134_dev *dev = fe->dvb->priv;
  294. static u8 msg[] = { 0x0b, 0xf5, 0x86, 0xab };
  295. struct i2c_msg init_msg = {.addr = 0x61,.flags = 0,.buf = msg,.len = sizeof(msg) };
  296. /* setup PLL configuration */
  297. if (fe->ops.i2c_gate_ctrl)
  298. fe->ops.i2c_gate_ctrl(fe, 1);
  299. if (i2c_transfer(&dev->i2c_adap, &init_msg, 1) != 1)
  300. return -EIO;
  301. msleep(1);
  302. /* switch the board to dvb mode */
  303. init_msg.addr = 0x43;
  304. init_msg.len = 0x02;
  305. msg[0] = 0x00;
  306. msg[1] = 0x40;
  307. if (fe->ops.i2c_gate_ctrl)
  308. fe->ops.i2c_gate_ctrl(fe, 1);
  309. if (i2c_transfer(&dev->i2c_adap, &init_msg, 1) != 1)
  310. return -EIO;
  311. return 0;
  312. }
  313. static int philips_td1316_tuner_set_params(struct dvb_frontend *fe, struct dvb_frontend_parameters *params)
  314. {
  315. return philips_tda6651_pll_set(0x61, fe, params);
  316. }
  317. static int philips_europa_tuner_sleep(struct dvb_frontend *fe)
  318. {
  319. struct saa7134_dev *dev = fe->dvb->priv;
  320. /* this message actually turns the tuner back to analog mode */
  321. static u8 msg[] = { 0x0b, 0xdc, 0x86, 0xa4 };
  322. struct i2c_msg analog_msg = {.addr = 0x61,.flags = 0,.buf = msg,.len = sizeof(msg) };
  323. i2c_transfer(&dev->i2c_adap, &analog_msg, 1);
  324. msleep(1);
  325. /* switch the board to analog mode */
  326. analog_msg.addr = 0x43;
  327. analog_msg.len = 0x02;
  328. msg[0] = 0x00;
  329. msg[1] = 0x14;
  330. if (fe->ops.i2c_gate_ctrl)
  331. fe->ops.i2c_gate_ctrl(fe, 1);
  332. i2c_transfer(&dev->i2c_adap, &analog_msg, 1);
  333. return 0;
  334. }
  335. static int philips_europa_demod_sleep(struct dvb_frontend *fe)
  336. {
  337. struct saa7134_dev *dev = fe->dvb->priv;
  338. if (dev->original_demod_sleep)
  339. dev->original_demod_sleep(fe);
  340. fe->ops.i2c_gate_ctrl(fe, 1);
  341. return 0;
  342. }
  343. static struct tda1004x_config philips_europa_config = {
  344. .demod_address = 0x8,
  345. .invert = 0,
  346. .invert_oclk = 0,
  347. .xtal_freq = TDA10046_XTAL_4M,
  348. .agc_config = TDA10046_AGC_IFO_AUTO_POS,
  349. .if_freq = TDA10046_FREQ_052,
  350. .request_firmware = NULL,
  351. };
  352. /* ------------------------------------------------------------------ */
  353. static int philips_fmd1216_tuner_init(struct dvb_frontend *fe)
  354. {
  355. struct saa7134_dev *dev = fe->dvb->priv;
  356. /* this message is to set up ATC and ALC */
  357. static u8 fmd1216_init[] = { 0x0b, 0xdc, 0x9c, 0xa0 };
  358. struct i2c_msg tuner_msg = {.addr = 0x61,.flags = 0,.buf = fmd1216_init,.len = sizeof(fmd1216_init) };
  359. if (fe->ops.i2c_gate_ctrl)
  360. fe->ops.i2c_gate_ctrl(fe, 1);
  361. if (i2c_transfer(&dev->i2c_adap, &tuner_msg, 1) != 1)
  362. return -EIO;
  363. msleep(1);
  364. return 0;
  365. }
  366. static int philips_fmd1216_tuner_sleep(struct dvb_frontend *fe)
  367. {
  368. struct saa7134_dev *dev = fe->dvb->priv;
  369. /* this message actually turns the tuner back to analog mode */
  370. static u8 fmd1216_init[] = { 0x0b, 0xdc, 0x9c, 0x60 };
  371. struct i2c_msg tuner_msg = {.addr = 0x61,.flags = 0,.buf = fmd1216_init,.len = sizeof(fmd1216_init) };
  372. if (fe->ops.i2c_gate_ctrl)
  373. fe->ops.i2c_gate_ctrl(fe, 1);
  374. i2c_transfer(&dev->i2c_adap, &tuner_msg, 1);
  375. msleep(1);
  376. fmd1216_init[2] = 0x86;
  377. fmd1216_init[3] = 0x54;
  378. if (fe->ops.i2c_gate_ctrl)
  379. fe->ops.i2c_gate_ctrl(fe, 1);
  380. i2c_transfer(&dev->i2c_adap, &tuner_msg, 1);
  381. msleep(1);
  382. return 0;
  383. }
  384. static int philips_fmd1216_tuner_set_params(struct dvb_frontend *fe, struct dvb_frontend_parameters *params)
  385. {
  386. struct saa7134_dev *dev = fe->dvb->priv;
  387. u8 tuner_buf[4];
  388. struct i2c_msg tuner_msg = {.addr = 0x61,.flags = 0,.buf = tuner_buf,.len =
  389. sizeof(tuner_buf) };
  390. int tuner_frequency = 0;
  391. int divider = 0;
  392. u8 band, mode, cp;
  393. /* determine charge pump */
  394. tuner_frequency = params->frequency + 36130000;
  395. if (tuner_frequency < 87000000)
  396. return -EINVAL;
  397. /* low band */
  398. else if (tuner_frequency < 180000000) {
  399. band = 1;
  400. mode = 7;
  401. cp = 0;
  402. } else if (tuner_frequency < 195000000) {
  403. band = 1;
  404. mode = 6;
  405. cp = 1;
  406. /* mid band */
  407. } else if (tuner_frequency < 366000000) {
  408. if (params->u.ofdm.bandwidth == BANDWIDTH_8_MHZ) {
  409. band = 10;
  410. } else {
  411. band = 2;
  412. }
  413. mode = 7;
  414. cp = 0;
  415. } else if (tuner_frequency < 478000000) {
  416. if (params->u.ofdm.bandwidth == BANDWIDTH_8_MHZ) {
  417. band = 10;
  418. } else {
  419. band = 2;
  420. }
  421. mode = 6;
  422. cp = 1;
  423. /* high band */
  424. } else if (tuner_frequency < 662000000) {
  425. if (params->u.ofdm.bandwidth == BANDWIDTH_8_MHZ) {
  426. band = 12;
  427. } else {
  428. band = 4;
  429. }
  430. mode = 7;
  431. cp = 0;
  432. } else if (tuner_frequency < 840000000) {
  433. if (params->u.ofdm.bandwidth == BANDWIDTH_8_MHZ) {
  434. band = 12;
  435. } else {
  436. band = 4;
  437. }
  438. mode = 6;
  439. cp = 1;
  440. } else {
  441. if (params->u.ofdm.bandwidth == BANDWIDTH_8_MHZ) {
  442. band = 12;
  443. } else {
  444. band = 4;
  445. }
  446. mode = 7;
  447. cp = 1;
  448. }
  449. /* calculate divisor */
  450. /* ((36166000 + Finput) / 166666) rounded! */
  451. divider = (tuner_frequency + 83333) / 166667;
  452. /* setup tuner buffer */
  453. tuner_buf[0] = (divider >> 8) & 0x7f;
  454. tuner_buf[1] = divider & 0xff;
  455. tuner_buf[2] = 0x80 | (cp << 6) | (mode << 3) | 4;
  456. tuner_buf[3] = 0x40 | band;
  457. if (fe->ops.i2c_gate_ctrl)
  458. fe->ops.i2c_gate_ctrl(fe, 1);
  459. if (i2c_transfer(&dev->i2c_adap, &tuner_msg, 1) != 1)
  460. return -EIO;
  461. return 0;
  462. }
  463. static struct tda1004x_config medion_cardbus = {
  464. .demod_address = 0x08,
  465. .invert = 1,
  466. .invert_oclk = 0,
  467. .xtal_freq = TDA10046_XTAL_16M,
  468. .agc_config = TDA10046_AGC_IFO_AUTO_NEG,
  469. .if_freq = TDA10046_FREQ_3613,
  470. .request_firmware = NULL,
  471. };
  472. /* ------------------------------------------------------------------ */
  473. struct tda827x_data {
  474. u32 lomax;
  475. u8 spd;
  476. u8 bs;
  477. u8 bp;
  478. u8 cp;
  479. u8 gc3;
  480. u8 div1p5;
  481. };
  482. static struct tda827x_data tda827x_dvbt[] = {
  483. { .lomax = 62000000, .spd = 3, .bs = 2, .bp = 0, .cp = 0, .gc3 = 3, .div1p5 = 1},
  484. { .lomax = 66000000, .spd = 3, .bs = 3, .bp = 0, .cp = 0, .gc3 = 3, .div1p5 = 1},
  485. { .lomax = 76000000, .spd = 3, .bs = 1, .bp = 0, .cp = 0, .gc3 = 3, .div1p5 = 0},
  486. { .lomax = 84000000, .spd = 3, .bs = 2, .bp = 0, .cp = 0, .gc3 = 3, .div1p5 = 0},
  487. { .lomax = 93000000, .spd = 3, .bs = 2, .bp = 0, .cp = 0, .gc3 = 1, .div1p5 = 0},
  488. { .lomax = 98000000, .spd = 3, .bs = 3, .bp = 0, .cp = 0, .gc3 = 1, .div1p5 = 0},
  489. { .lomax = 109000000, .spd = 3, .bs = 3, .bp = 1, .cp = 0, .gc3 = 1, .div1p5 = 0},
  490. { .lomax = 123000000, .spd = 2, .bs = 2, .bp = 1, .cp = 0, .gc3 = 1, .div1p5 = 1},
  491. { .lomax = 133000000, .spd = 2, .bs = 3, .bp = 1, .cp = 0, .gc3 = 1, .div1p5 = 1},
  492. { .lomax = 151000000, .spd = 2, .bs = 1, .bp = 1, .cp = 0, .gc3 = 1, .div1p5 = 0},
  493. { .lomax = 154000000, .spd = 2, .bs = 2, .bp = 1, .cp = 0, .gc3 = 1, .div1p5 = 0},
  494. { .lomax = 181000000, .spd = 2, .bs = 2, .bp = 1, .cp = 0, .gc3 = 0, .div1p5 = 0},
  495. { .lomax = 185000000, .spd = 2, .bs = 2, .bp = 2, .cp = 0, .gc3 = 1, .div1p5 = 0},
  496. { .lomax = 217000000, .spd = 2, .bs = 3, .bp = 2, .cp = 0, .gc3 = 1, .div1p5 = 0},
  497. { .lomax = 244000000, .spd = 1, .bs = 2, .bp = 2, .cp = 0, .gc3 = 1, .div1p5 = 1},
  498. { .lomax = 265000000, .spd = 1, .bs = 3, .bp = 2, .cp = 0, .gc3 = 1, .div1p5 = 1},
  499. { .lomax = 302000000, .spd = 1, .bs = 1, .bp = 2, .cp = 0, .gc3 = 1, .div1p5 = 0},
  500. { .lomax = 324000000, .spd = 1, .bs = 2, .bp = 2, .cp = 0, .gc3 = 1, .div1p5 = 0},
  501. { .lomax = 370000000, .spd = 1, .bs = 2, .bp = 3, .cp = 0, .gc3 = 1, .div1p5 = 0},
  502. { .lomax = 454000000, .spd = 1, .bs = 3, .bp = 3, .cp = 0, .gc3 = 1, .div1p5 = 0},
  503. { .lomax = 493000000, .spd = 0, .bs = 2, .bp = 3, .cp = 0, .gc3 = 1, .div1p5 = 1},
  504. { .lomax = 530000000, .spd = 0, .bs = 3, .bp = 3, .cp = 0, .gc3 = 1, .div1p5 = 1},
  505. { .lomax = 554000000, .spd = 0, .bs = 1, .bp = 3, .cp = 0, .gc3 = 1, .div1p5 = 0},
  506. { .lomax = 604000000, .spd = 0, .bs = 1, .bp = 4, .cp = 0, .gc3 = 0, .div1p5 = 0},
  507. { .lomax = 696000000, .spd = 0, .bs = 2, .bp = 4, .cp = 0, .gc3 = 0, .div1p5 = 0},
  508. { .lomax = 740000000, .spd = 0, .bs = 2, .bp = 4, .cp = 1, .gc3 = 0, .div1p5 = 0},
  509. { .lomax = 820000000, .spd = 0, .bs = 3, .bp = 4, .cp = 0, .gc3 = 0, .div1p5 = 0},
  510. { .lomax = 865000000, .spd = 0, .bs = 3, .bp = 4, .cp = 1, .gc3 = 0, .div1p5 = 0},
  511. { .lomax = 0, .spd = 0, .bs = 0, .bp = 0, .cp = 0, .gc3 = 0, .div1p5 = 0}
  512. };
  513. static int philips_tda827x_tuner_init(struct dvb_frontend *fe)
  514. {
  515. return 0;
  516. }
  517. static int philips_tda827x_tuner_set_params(struct dvb_frontend *fe, struct dvb_frontend_parameters *params)
  518. {
  519. struct saa7134_dev *dev = fe->dvb->priv;
  520. u8 tuner_buf[14];
  521. struct i2c_msg tuner_msg = {.addr = 0x60,.flags = 0,.buf = tuner_buf,
  522. .len = sizeof(tuner_buf) };
  523. int i, tuner_freq, if_freq;
  524. u32 N;
  525. switch (params->u.ofdm.bandwidth) {
  526. case BANDWIDTH_6_MHZ:
  527. if_freq = 4000000;
  528. break;
  529. case BANDWIDTH_7_MHZ:
  530. if_freq = 4500000;
  531. break;
  532. default: /* 8 MHz or Auto */
  533. if_freq = 5000000;
  534. break;
  535. }
  536. tuner_freq = params->frequency + if_freq;
  537. i = 0;
  538. while (tda827x_dvbt[i].lomax < tuner_freq) {
  539. if(tda827x_dvbt[i + 1].lomax == 0)
  540. break;
  541. i++;
  542. }
  543. N = ((tuner_freq + 125000) / 250000) << (tda827x_dvbt[i].spd + 2);
  544. tuner_buf[0] = 0;
  545. tuner_buf[1] = (N>>8) | 0x40;
  546. tuner_buf[2] = N & 0xff;
  547. tuner_buf[3] = 0;
  548. tuner_buf[4] = 0x52;
  549. tuner_buf[5] = (tda827x_dvbt[i].spd << 6) + (tda827x_dvbt[i].div1p5 << 5) +
  550. (tda827x_dvbt[i].bs << 3) + tda827x_dvbt[i].bp;
  551. tuner_buf[6] = (tda827x_dvbt[i].gc3 << 4) + 0x8f;
  552. tuner_buf[7] = 0xbf;
  553. tuner_buf[8] = 0x2a;
  554. tuner_buf[9] = 0x05;
  555. tuner_buf[10] = 0xff;
  556. tuner_buf[11] = 0x00;
  557. tuner_buf[12] = 0x00;
  558. tuner_buf[13] = 0x40;
  559. tuner_msg.len = 14;
  560. if (fe->ops.i2c_gate_ctrl)
  561. fe->ops.i2c_gate_ctrl(fe, 1);
  562. if (i2c_transfer(&dev->i2c_adap, &tuner_msg, 1) != 1)
  563. return -EIO;
  564. msleep(500);
  565. /* correct CP value */
  566. tuner_buf[0] = 0x30;
  567. tuner_buf[1] = 0x50 + tda827x_dvbt[i].cp;
  568. tuner_msg.len = 2;
  569. if (fe->ops.i2c_gate_ctrl)
  570. fe->ops.i2c_gate_ctrl(fe, 1);
  571. i2c_transfer(&dev->i2c_adap, &tuner_msg, 1);
  572. return 0;
  573. }
  574. static int philips_tda827x_tuner_sleep(struct dvb_frontend *fe)
  575. {
  576. struct saa7134_dev *dev = fe->dvb->priv;
  577. static u8 tda827x_sleep[] = { 0x30, 0xd0};
  578. struct i2c_msg tuner_msg = {.addr = 0x60,.flags = 0,.buf = tda827x_sleep,
  579. .len = sizeof(tda827x_sleep) };
  580. if (fe->ops.i2c_gate_ctrl)
  581. fe->ops.i2c_gate_ctrl(fe, 1);
  582. i2c_transfer(&dev->i2c_adap, &tuner_msg, 1);
  583. return 0;
  584. }
  585. static struct tda1004x_config tda827x_lifeview_config = {
  586. .demod_address = 0x08,
  587. .invert = 1,
  588. .invert_oclk = 0,
  589. .xtal_freq = TDA10046_XTAL_16M,
  590. .agc_config = TDA10046_AGC_TDA827X,
  591. .if_freq = TDA10046_FREQ_045,
  592. .request_firmware = NULL,
  593. };
  594. /* ------------------------------------------------------------------ */
  595. struct tda827xa_data {
  596. u32 lomax;
  597. u8 svco;
  598. u8 spd;
  599. u8 scr;
  600. u8 sbs;
  601. u8 gc3;
  602. };
  603. static struct tda827xa_data tda827xa_dvbt[] = {
  604. { .lomax = 56875000, .svco = 3, .spd = 4, .scr = 0, .sbs = 0, .gc3 = 1},
  605. { .lomax = 67250000, .svco = 0, .spd = 3, .scr = 0, .sbs = 0, .gc3 = 1},
  606. { .lomax = 81250000, .svco = 1, .spd = 3, .scr = 0, .sbs = 0, .gc3 = 1},
  607. { .lomax = 97500000, .svco = 2, .spd = 3, .scr = 0, .sbs = 0, .gc3 = 1},
  608. { .lomax = 113750000, .svco = 3, .spd = 3, .scr = 0, .sbs = 1, .gc3 = 1},
  609. { .lomax = 134500000, .svco = 0, .spd = 2, .scr = 0, .sbs = 1, .gc3 = 1},
  610. { .lomax = 154000000, .svco = 1, .spd = 2, .scr = 0, .sbs = 1, .gc3 = 1},
  611. { .lomax = 162500000, .svco = 1, .spd = 2, .scr = 0, .sbs = 1, .gc3 = 1},
  612. { .lomax = 183000000, .svco = 2, .spd = 2, .scr = 0, .sbs = 1, .gc3 = 1},
  613. { .lomax = 195000000, .svco = 2, .spd = 2, .scr = 0, .sbs = 2, .gc3 = 1},
  614. { .lomax = 227500000, .svco = 3, .spd = 2, .scr = 0, .sbs = 2, .gc3 = 1},
  615. { .lomax = 269000000, .svco = 0, .spd = 1, .scr = 0, .sbs = 2, .gc3 = 1},
  616. { .lomax = 290000000, .svco = 1, .spd = 1, .scr = 0, .sbs = 2, .gc3 = 1},
  617. { .lomax = 325000000, .svco = 1, .spd = 1, .scr = 0, .sbs = 3, .gc3 = 1},
  618. { .lomax = 390000000, .svco = 2, .spd = 1, .scr = 0, .sbs = 3, .gc3 = 1},
  619. { .lomax = 455000000, .svco = 3, .spd = 1, .scr = 0, .sbs = 3, .gc3 = 1},
  620. { .lomax = 520000000, .svco = 0, .spd = 0, .scr = 0, .sbs = 3, .gc3 = 1},
  621. { .lomax = 538000000, .svco = 0, .spd = 0, .scr = 1, .sbs = 3, .gc3 = 1},
  622. { .lomax = 550000000, .svco = 1, .spd = 0, .scr = 0, .sbs = 3, .gc3 = 1},
  623. { .lomax = 620000000, .svco = 1, .spd = 0, .scr = 0, .sbs = 4, .gc3 = 0},
  624. { .lomax = 650000000, .svco = 1, .spd = 0, .scr = 1, .sbs = 4, .gc3 = 0},
  625. { .lomax = 700000000, .svco = 2, .spd = 0, .scr = 0, .sbs = 4, .gc3 = 0},
  626. { .lomax = 780000000, .svco = 2, .spd = 0, .scr = 1, .sbs = 4, .gc3 = 0},
  627. { .lomax = 820000000, .svco = 3, .spd = 0, .scr = 0, .sbs = 4, .gc3 = 0},
  628. { .lomax = 870000000, .svco = 3, .spd = 0, .scr = 1, .sbs = 4, .gc3 = 0},
  629. { .lomax = 911000000, .svco = 3, .spd = 0, .scr = 2, .sbs = 4, .gc3 = 0},
  630. { .lomax = 0, .svco = 0, .spd = 0, .scr = 0, .sbs = 0, .gc3 = 0}};
  631. static int philips_tda827xa_pll_set(u8 addr, struct dvb_frontend *fe, struct dvb_frontend_parameters *params)
  632. {
  633. struct saa7134_dev *dev = fe->dvb->priv;
  634. u8 tuner_buf[14];
  635. unsigned char reg2[2];
  636. struct i2c_msg msg = {.addr = addr,.flags = 0,.buf = tuner_buf};
  637. int i, tuner_freq, if_freq;
  638. u32 N;
  639. switch (params->u.ofdm.bandwidth) {
  640. case BANDWIDTH_6_MHZ:
  641. if_freq = 4000000;
  642. break;
  643. case BANDWIDTH_7_MHZ:
  644. if_freq = 4500000;
  645. break;
  646. default: /* 8 MHz or Auto */
  647. if_freq = 5000000;
  648. break;
  649. }
  650. tuner_freq = params->frequency + if_freq;
  651. i = 0;
  652. while (tda827xa_dvbt[i].lomax < tuner_freq) {
  653. if(tda827xa_dvbt[i + 1].lomax == 0)
  654. break;
  655. i++;
  656. }
  657. N = ((tuner_freq + 31250) / 62500) << tda827xa_dvbt[i].spd;
  658. tuner_buf[0] = 0; // subaddress
  659. tuner_buf[1] = N >> 8;
  660. tuner_buf[2] = N & 0xff;
  661. tuner_buf[3] = 0;
  662. tuner_buf[4] = 0x16;
  663. tuner_buf[5] = (tda827xa_dvbt[i].spd << 5) + (tda827xa_dvbt[i].svco << 3) +
  664. tda827xa_dvbt[i].sbs;
  665. tuner_buf[6] = 0x4b + (tda827xa_dvbt[i].gc3 << 4);
  666. tuner_buf[7] = 0x0c;
  667. tuner_buf[8] = 0x06;
  668. tuner_buf[9] = 0x24;
  669. tuner_buf[10] = 0xff;
  670. tuner_buf[11] = 0x60;
  671. tuner_buf[12] = 0x00;
  672. tuner_buf[13] = 0x39; // lpsel
  673. msg.len = 14;
  674. if (fe->ops.i2c_gate_ctrl)
  675. fe->ops.i2c_gate_ctrl(fe, 1);
  676. if (i2c_transfer(&dev->i2c_adap, &msg, 1) != 1)
  677. return -EIO;
  678. msg.buf= reg2;
  679. msg.len = 2;
  680. reg2[0] = 0x60;
  681. reg2[1] = 0x3c;
  682. if (fe->ops.i2c_gate_ctrl)
  683. fe->ops.i2c_gate_ctrl(fe, 1);
  684. i2c_transfer(&dev->i2c_adap, &msg, 1);
  685. reg2[0] = 0xa0;
  686. reg2[1] = 0x40;
  687. if (fe->ops.i2c_gate_ctrl)
  688. fe->ops.i2c_gate_ctrl(fe, 1);
  689. i2c_transfer(&dev->i2c_adap, &msg, 1);
  690. msleep(2);
  691. /* correct CP value */
  692. reg2[0] = 0x30;
  693. reg2[1] = 0x10 + tda827xa_dvbt[i].scr;
  694. msg.len = 2;
  695. if (fe->ops.i2c_gate_ctrl)
  696. fe->ops.i2c_gate_ctrl(fe, 1);
  697. i2c_transfer(&dev->i2c_adap, &msg, 1);
  698. msleep(550);
  699. reg2[0] = 0x50;
  700. reg2[1] = 0x4f + (tda827xa_dvbt[i].gc3 << 4);
  701. if (fe->ops.i2c_gate_ctrl)
  702. fe->ops.i2c_gate_ctrl(fe, 1);
  703. i2c_transfer(&dev->i2c_adap, &msg, 1);
  704. return 0;
  705. }
  706. static int philips_tda827xa_tuner_sleep(u8 addr, struct dvb_frontend *fe)
  707. {
  708. struct saa7134_dev *dev = fe->dvb->priv;
  709. static u8 tda827xa_sleep[] = { 0x30, 0x90};
  710. struct i2c_msg tuner_msg = {.addr = addr,.flags = 0,.buf = tda827xa_sleep,
  711. .len = sizeof(tda827xa_sleep) };
  712. if (fe->ops.i2c_gate_ctrl)
  713. fe->ops.i2c_gate_ctrl(fe, 1);
  714. i2c_transfer(&dev->i2c_adap, &tuner_msg, 1);
  715. return 0;
  716. }
  717. /* ------------------------------------------------------------------ */
  718. static int philips_tiger_tuner_set_params(struct dvb_frontend *fe, struct dvb_frontend_parameters *params)
  719. {
  720. int ret;
  721. struct saa7134_dev *dev = fe->dvb->priv;
  722. static u8 tda8290_close[] = { 0x21, 0xc0};
  723. static u8 tda8290_open[] = { 0x21, 0x80};
  724. struct i2c_msg tda8290_msg = {.addr = 0x4b,.flags = 0, .len = 2};
  725. /* close tda8290 i2c bridge */
  726. tda8290_msg.buf = tda8290_close;
  727. ret = i2c_transfer(&dev->i2c_adap, &tda8290_msg, 1);
  728. if (ret != 1)
  729. return -EIO;
  730. msleep(20);
  731. ret = philips_tda827xa_pll_set(0x61, fe, params);
  732. if (ret != 0)
  733. return ret;
  734. /* open tda8290 i2c bridge */
  735. tda8290_msg.buf = tda8290_open;
  736. i2c_transfer(&dev->i2c_adap, &tda8290_msg, 1);
  737. return ret;
  738. }
  739. static int philips_tiger_tuner_init(struct dvb_frontend *fe)
  740. {
  741. struct saa7134_dev *dev = fe->dvb->priv;
  742. static u8 data[] = { 0x3c, 0x33, 0x6a};
  743. struct i2c_msg msg = {.addr=0x08, .flags=0, .buf=data, .len = sizeof(data)};
  744. if (i2c_transfer(&dev->i2c_adap, &msg, 1) != 1)
  745. return -EIO;
  746. return 0;
  747. }
  748. static int philips_tiger_tuner_sleep(struct dvb_frontend *fe)
  749. {
  750. struct saa7134_dev *dev = fe->dvb->priv;
  751. static u8 data[] = { 0x3c, 0x33, 0x68};
  752. struct i2c_msg msg = {.addr=0x08, .flags=0, .buf=data, .len = sizeof(data)};
  753. i2c_transfer(&dev->i2c_adap, &msg, 1);
  754. philips_tda827xa_tuner_sleep( 0x61, fe);
  755. return 0;
  756. }
  757. static struct tda1004x_config philips_tiger_config = {
  758. .demod_address = 0x08,
  759. .invert = 1,
  760. .invert_oclk = 0,
  761. .xtal_freq = TDA10046_XTAL_16M,
  762. .agc_config = TDA10046_AGC_TDA827X,
  763. .if_freq = TDA10046_FREQ_045,
  764. .request_firmware = NULL,
  765. };
  766. /* ------------------------------------------------------------------ */
  767. static int lifeview_trio_tuner_set_params(struct dvb_frontend *fe, struct dvb_frontend_parameters *params)
  768. {
  769. int ret;
  770. ret = philips_tda827xa_pll_set(0x60, fe, params);
  771. return ret;
  772. }
  773. static int lifeview_trio_tuner_sleep(struct dvb_frontend *fe)
  774. {
  775. philips_tda827xa_tuner_sleep(0x60, fe);
  776. return 0;
  777. }
  778. static struct tda1004x_config lifeview_trio_config = {
  779. .demod_address = 0x09,
  780. .invert = 1,
  781. .invert_oclk = 0,
  782. .xtal_freq = TDA10046_XTAL_16M,
  783. .agc_config = TDA10046_AGC_TDA827X_GPL,
  784. .if_freq = TDA10046_FREQ_045,
  785. .request_firmware = NULL,
  786. };
  787. /* ------------------------------------------------------------------ */
  788. static int ads_duo_tuner_set_params(struct dvb_frontend *fe, struct dvb_frontend_parameters *params)
  789. {
  790. int ret;
  791. ret = philips_tda827xa_pll_set(0x61, fe, params);
  792. return ret;
  793. }
  794. static int ads_duo_tuner_init(struct dvb_frontend *fe)
  795. {
  796. struct saa7134_dev *dev = fe->dvb->priv;
  797. /* route TDA8275a AGC input to the channel decoder */
  798. saa_writeb(SAA7134_GPIO_GPSTATUS2, 0x60);
  799. return 0;
  800. }
  801. static int ads_duo_tuner_sleep(struct dvb_frontend *fe)
  802. {
  803. struct saa7134_dev *dev = fe->dvb->priv;
  804. /* route TDA8275a AGC input to the analog IF chip*/
  805. saa_writeb(SAA7134_GPIO_GPSTATUS2, 0x20);
  806. philips_tda827xa_tuner_sleep( 0x61, fe);
  807. return 0;
  808. }
  809. static struct tda1004x_config ads_tech_duo_config = {
  810. .demod_address = 0x08,
  811. .invert = 1,
  812. .invert_oclk = 0,
  813. .xtal_freq = TDA10046_XTAL_16M,
  814. .agc_config = TDA10046_AGC_TDA827X_GPL,
  815. .if_freq = TDA10046_FREQ_045,
  816. .request_firmware = NULL,
  817. };
  818. /* ------------------------------------------------------------------ */
  819. static int tevion_dvb220rf_tuner_set_params(struct dvb_frontend *fe, struct dvb_frontend_parameters *params)
  820. {
  821. int ret;
  822. ret = philips_tda827xa_pll_set(0x60, fe, params);
  823. return ret;
  824. }
  825. static int tevion_dvb220rf_tuner_sleep(struct dvb_frontend *fe)
  826. {
  827. philips_tda827xa_tuner_sleep( 0x61, fe);
  828. return 0;
  829. }
  830. static struct tda1004x_config tevion_dvbt220rf_config = {
  831. .demod_address = 0x08,
  832. .invert = 1,
  833. .invert_oclk = 0,
  834. .xtal_freq = TDA10046_XTAL_16M,
  835. .agc_config = TDA10046_AGC_TDA827X,
  836. .if_freq = TDA10046_FREQ_045,
  837. .request_firmware = NULL,
  838. };
  839. /* ------------------------------------------------------------------ */
  840. static int md8800_dvbt_analog_mode(struct dvb_frontend *fe)
  841. {
  842. struct saa7134_dev *dev = fe->dvb->priv;
  843. static u8 data[] = { 0x3c, 0x33, 0x68};
  844. struct i2c_msg msg = {.addr=0x08, .flags=0, .buf=data, .len = sizeof(data)};
  845. i2c_transfer(&dev->i2c_adap, &msg, 1);
  846. philips_tda827xa_tuner_sleep( 0x61, fe);
  847. return 0;
  848. }
  849. static int md8800_dvbt_pll_set(struct dvb_frontend *fe, struct dvb_frontend_parameters *params)
  850. {
  851. int ret;
  852. struct saa7134_dev *dev = fe->dvb->priv;
  853. static u8 tda8290_close[] = { 0x21, 0xc0};
  854. static u8 tda8290_open[] = { 0x21, 0x80};
  855. struct i2c_msg tda8290_msg = {.addr = 0x4b,.flags = 0, .len = 2};
  856. /* close tda8290 i2c bridge */
  857. tda8290_msg.buf = tda8290_close;
  858. ret = i2c_transfer(&dev->i2c_adap, &tda8290_msg, 1);
  859. if (ret != 1)
  860. return -EIO;
  861. msleep(20);
  862. ret = philips_tda827xa_pll_set(0x60, fe, params);
  863. if (ret != 0)
  864. return ret;
  865. /* open tda8290 i2c bridge */
  866. tda8290_msg.buf = tda8290_open;
  867. i2c_transfer(&dev->i2c_adap, &tda8290_msg, 1);
  868. return ret;
  869. }
  870. static struct tda1004x_config md8800_dvbt_config = {
  871. .demod_address = 0x08,
  872. .invert = 1,
  873. .invert_oclk = 0,
  874. .xtal_freq = TDA10046_XTAL_16M,
  875. .agc_config = TDA10046_AGC_TDA827X,
  876. .if_freq = TDA10046_FREQ_045,
  877. .request_firmware = NULL,
  878. };
  879. #endif
  880. /* ------------------------------------------------------------------ */
  881. #ifdef HAVE_NXT200X
  882. static struct nxt200x_config avertvhda180 = {
  883. .demod_address = 0x0a,
  884. };
  885. static int nxt200x_set_pll_input(u8 *buf, int input)
  886. {
  887. if (input)
  888. buf[3] |= 0x08;
  889. else
  890. buf[3] &= ~0x08;
  891. return 0;
  892. }
  893. static struct nxt200x_config kworldatsc110 = {
  894. .demod_address = 0x0a,
  895. .set_pll_input = nxt200x_set_pll_input,
  896. };
  897. #endif
  898. /* ------------------------------------------------------------------ */
  899. static int dvb_init(struct saa7134_dev *dev)
  900. {
  901. /* init struct videobuf_dvb */
  902. dev->ts.nr_bufs = 32;
  903. dev->ts.nr_packets = 32*4;
  904. dev->dvb.name = dev->name;
  905. videobuf_queue_init(&dev->dvb.dvbq, &saa7134_ts_qops,
  906. dev->pci, &dev->slock,
  907. V4L2_BUF_TYPE_VIDEO_CAPTURE,
  908. V4L2_FIELD_ALTERNATE,
  909. sizeof(struct saa7134_buf),
  910. dev);
  911. switch (dev->board) {
  912. #ifdef HAVE_MT352
  913. case SAA7134_BOARD_PINNACLE_300I_DVBT_PAL:
  914. printk("%s: pinnacle 300i dvb setup\n",dev->name);
  915. dev->dvb.frontend = dvb_attach(mt352_attach, &pinnacle_300i,
  916. &dev->i2c_adap);
  917. if (dev->dvb.frontend) {
  918. dev->dvb.frontend->ops.tuner_ops.set_params = mt352_pinnacle_tuner_set_params;
  919. }
  920. break;
  921. case SAA7134_BOARD_AVERMEDIA_777:
  922. printk("%s: avertv 777 dvb setup\n",dev->name);
  923. dev->dvb.frontend = dvb_attach(mt352_attach, &avermedia_777,
  924. &dev->i2c_adap);
  925. if (dev->dvb.frontend) {
  926. dev->dvb.frontend->ops.tuner_ops.calc_regs = mt352_aver777_tuner_calc_regs;
  927. }
  928. break;
  929. #endif
  930. #ifdef HAVE_TDA1004X
  931. case SAA7134_BOARD_MD7134:
  932. dev->dvb.frontend = dvb_attach(tda10046_attach, &medion_cardbus,
  933. &dev->i2c_adap);
  934. if (dev->dvb.frontend) {
  935. dev->dvb.frontend->ops.tuner_ops.init = philips_fmd1216_tuner_init;
  936. dev->dvb.frontend->ops.tuner_ops.sleep = philips_fmd1216_tuner_sleep;
  937. dev->dvb.frontend->ops.tuner_ops.set_params = philips_fmd1216_tuner_set_params;
  938. }
  939. break;
  940. case SAA7134_BOARD_PHILIPS_TOUGH:
  941. dev->dvb.frontend = dvb_attach(tda10046_attach, &philips_tu1216_60_config,
  942. &dev->i2c_adap);
  943. if (dev->dvb.frontend) {
  944. dev->dvb.frontend->ops.tuner_ops.init = philips_tu1216_tuner_60_init;
  945. dev->dvb.frontend->ops.tuner_ops.set_params = philips_tu1216_tuner_60_set_params;
  946. }
  947. break;
  948. case SAA7134_BOARD_FLYDVBTDUO:
  949. dev->dvb.frontend = dvb_attach(tda10046_attach, &tda827x_lifeview_config,
  950. &dev->i2c_adap);
  951. if (dev->dvb.frontend) {
  952. dev->dvb.frontend->ops.tuner_ops.init = philips_tda827x_tuner_init;
  953. dev->dvb.frontend->ops.tuner_ops.sleep = philips_tda827x_tuner_sleep;
  954. dev->dvb.frontend->ops.tuner_ops.set_params = philips_tda827x_tuner_set_params;
  955. }
  956. break;
  957. case SAA7134_BOARD_FLYDVBT_DUO_CARDBUS:
  958. dev->dvb.frontend = dvb_attach(tda10046_attach, &tda827x_lifeview_config,
  959. &dev->i2c_adap);
  960. if (dev->dvb.frontend) {
  961. dev->dvb.frontend->ops.tuner_ops.init = philips_tda827x_tuner_init;
  962. dev->dvb.frontend->ops.tuner_ops.sleep = philips_tda827x_tuner_sleep;
  963. dev->dvb.frontend->ops.tuner_ops.set_params = philips_tda827x_tuner_set_params;
  964. }
  965. break;
  966. case SAA7134_BOARD_PHILIPS_EUROPA:
  967. dev->dvb.frontend = dvb_attach(tda10046_attach, &philips_europa_config,
  968. &dev->i2c_adap);
  969. if (dev->dvb.frontend) {
  970. dev->original_demod_sleep = dev->dvb.frontend->ops.sleep;
  971. dev->dvb.frontend->ops.sleep = philips_europa_demod_sleep;
  972. dev->dvb.frontend->ops.tuner_ops.init = philips_europa_tuner_init;
  973. dev->dvb.frontend->ops.tuner_ops.sleep = philips_europa_tuner_sleep;
  974. dev->dvb.frontend->ops.tuner_ops.set_params = philips_td1316_tuner_set_params;
  975. }
  976. break;
  977. case SAA7134_BOARD_VIDEOMATE_DVBT_300:
  978. dev->dvb.frontend = dvb_attach(tda10046_attach, &philips_europa_config,
  979. &dev->i2c_adap);
  980. if (dev->dvb.frontend) {
  981. dev->dvb.frontend->ops.tuner_ops.init = philips_europa_tuner_init;
  982. dev->dvb.frontend->ops.tuner_ops.sleep = philips_europa_tuner_sleep;
  983. dev->dvb.frontend->ops.tuner_ops.set_params = philips_td1316_tuner_set_params;
  984. }
  985. break;
  986. case SAA7134_BOARD_VIDEOMATE_DVBT_200:
  987. dev->dvb.frontend = dvb_attach(tda10046_attach, &philips_tu1216_61_config,
  988. &dev->i2c_adap);
  989. if (dev->dvb.frontend) {
  990. dev->dvb.frontend->ops.tuner_ops.init = philips_tu1216_tuner_61_init;
  991. dev->dvb.frontend->ops.tuner_ops.set_params = philips_tu1216_tuner_61_set_params;
  992. }
  993. break;
  994. case SAA7134_BOARD_PHILIPS_TIGER:
  995. dev->dvb.frontend = dvb_attach(tda10046_attach, &philips_tiger_config,
  996. &dev->i2c_adap);
  997. if (dev->dvb.frontend) {
  998. dev->dvb.frontend->ops.tuner_ops.init = philips_tiger_tuner_init;
  999. dev->dvb.frontend->ops.tuner_ops.sleep = philips_tiger_tuner_sleep;
  1000. dev->dvb.frontend->ops.tuner_ops.set_params = philips_tiger_tuner_set_params;
  1001. }
  1002. break;
  1003. case SAA7134_BOARD_ASUSTeK_P7131_DUAL:
  1004. dev->dvb.frontend = dvb_attach(tda10046_attach, &philips_tiger_config,
  1005. &dev->i2c_adap);
  1006. if (dev->dvb.frontend) {
  1007. dev->dvb.frontend->ops.tuner_ops.init = philips_tiger_tuner_init;
  1008. dev->dvb.frontend->ops.tuner_ops.sleep = philips_tiger_tuner_sleep;
  1009. dev->dvb.frontend->ops.tuner_ops.set_params = philips_tiger_tuner_set_params;
  1010. }
  1011. break;
  1012. case SAA7134_BOARD_FLYDVBT_LR301:
  1013. dev->dvb.frontend = dvb_attach(tda10046_attach, &tda827x_lifeview_config,
  1014. &dev->i2c_adap);
  1015. if (dev->dvb.frontend) {
  1016. dev->dvb.frontend->ops.tuner_ops.init = philips_tda827x_tuner_init;
  1017. dev->dvb.frontend->ops.tuner_ops.sleep = philips_tda827x_tuner_sleep;
  1018. dev->dvb.frontend->ops.tuner_ops.set_params = philips_tda827x_tuner_set_params;
  1019. }
  1020. break;
  1021. case SAA7134_BOARD_FLYDVB_TRIO:
  1022. dev->dvb.frontend = dvb_attach(tda10046_attach, &lifeview_trio_config,
  1023. &dev->i2c_adap);
  1024. if (dev->dvb.frontend) {
  1025. dev->dvb.frontend->ops.tuner_ops.sleep = lifeview_trio_tuner_sleep;
  1026. dev->dvb.frontend->ops.tuner_ops.set_params = lifeview_trio_tuner_set_params;
  1027. }
  1028. break;
  1029. case SAA7134_BOARD_ADS_DUO_CARDBUS_PTV331:
  1030. dev->dvb.frontend = dvb_attach(tda10046_attach, &ads_tech_duo_config,
  1031. &dev->i2c_adap);
  1032. if (dev->dvb.frontend) {
  1033. dev->dvb.frontend->ops.tuner_ops.init = ads_duo_tuner_init;
  1034. dev->dvb.frontend->ops.tuner_ops.sleep = ads_duo_tuner_sleep;
  1035. dev->dvb.frontend->ops.tuner_ops.set_params = ads_duo_tuner_set_params;
  1036. }
  1037. break;
  1038. case SAA7134_BOARD_TEVION_DVBT_220RF:
  1039. dev->dvb.frontend = dvb_attach(tda10046_attach, &tevion_dvbt220rf_config,
  1040. &dev->i2c_adap);
  1041. if (dev->dvb.frontend) {
  1042. dev->dvb.frontend->ops.tuner_ops.sleep = tevion_dvb220rf_tuner_sleep;
  1043. dev->dvb.frontend->ops.tuner_ops.set_params = tevion_dvb220rf_tuner_set_params;
  1044. }
  1045. break;
  1046. case SAA7134_BOARD_FLYDVBT_HYBRID_CARDBUS:
  1047. dev->dvb.frontend = dvb_attach(tda10046_attach, &ads_tech_duo_config,
  1048. &dev->i2c_adap);
  1049. if (dev->dvb.frontend) {
  1050. dev->dvb.frontend->ops.tuner_ops.init = ads_duo_tuner_init;
  1051. dev->dvb.frontend->ops.tuner_ops.sleep = ads_duo_tuner_sleep;
  1052. dev->dvb.frontend->ops.tuner_ops.set_params = ads_duo_tuner_set_params;
  1053. }
  1054. break;
  1055. case SAA7134_BOARD_MEDION_MD8800_QUADRO:
  1056. dev->dvb.frontend = tda10046_attach(&md8800_dvbt_config,
  1057. &dev->i2c_adap);
  1058. if (dev->dvb.frontend) {
  1059. dev->dvb.frontend->ops.tuner_ops.init = philips_tiger_tuner_init;
  1060. dev->dvb.frontend->ops.tuner_ops.sleep = md8800_dvbt_analog_mode;
  1061. dev->dvb.frontend->ops.tuner_ops.set_params = md8800_dvbt_pll_set;
  1062. }
  1063. break;
  1064. #endif
  1065. #ifdef HAVE_NXT200X
  1066. case SAA7134_BOARD_AVERMEDIA_AVERTVHD_A180:
  1067. dev->dvb.frontend = dvb_attach(nxt200x_attach, &avertvhda180, &dev->i2c_adap);
  1068. if (dev->dvb.frontend) {
  1069. dvb_attach(dvb_pll_attach, dev->dvb.frontend, 0x61, &dev->i2c_adap, &dvb_pll_tdhu2);
  1070. }
  1071. break;
  1072. case SAA7134_BOARD_KWORLD_ATSC110:
  1073. dev->dvb.frontend = dvb_attach(nxt200x_attach, &kworldatsc110, &dev->i2c_adap);
  1074. if (dev->dvb.frontend) {
  1075. dvb_attach(dvb_pll_attach, dev->dvb.frontend, 0x61, &dev->i2c_adap, &dvb_pll_tuv1236d);
  1076. }
  1077. break;
  1078. #endif
  1079. default:
  1080. printk("%s: Huh? unknown DVB card?\n",dev->name);
  1081. break;
  1082. }
  1083. if (NULL == dev->dvb.frontend) {
  1084. printk("%s: frontend initialization failed\n",dev->name);
  1085. return -1;
  1086. }
  1087. /* register everything else */
  1088. return videobuf_dvb_register(&dev->dvb, THIS_MODULE, dev, &dev->pci->dev);
  1089. }
  1090. static int dvb_fini(struct saa7134_dev *dev)
  1091. {
  1092. static int on = TDA9887_PRESENT | TDA9887_PORT2_INACTIVE;
  1093. switch (dev->board) {
  1094. case SAA7134_BOARD_PINNACLE_300I_DVBT_PAL:
  1095. /* otherwise we don't detect the tuner on next insmod */
  1096. saa7134_i2c_call_clients(dev,TDA9887_SET_CONFIG,&on);
  1097. break;
  1098. };
  1099. videobuf_dvb_unregister(&dev->dvb);
  1100. return 0;
  1101. }
  1102. static struct saa7134_mpeg_ops dvb_ops = {
  1103. .type = SAA7134_MPEG_DVB,
  1104. .init = dvb_init,
  1105. .fini = dvb_fini,
  1106. };
  1107. static int __init dvb_register(void)
  1108. {
  1109. return saa7134_ts_register(&dvb_ops);
  1110. }
  1111. static void __exit dvb_unregister(void)
  1112. {
  1113. saa7134_ts_unregister(&dvb_ops);
  1114. }
  1115. module_init(dvb_register);
  1116. module_exit(dvb_unregister);
  1117. /* ------------------------------------------------------------------ */
  1118. /*
  1119. * Local variables:
  1120. * c-basic-offset: 8
  1121. * End:
  1122. */