ti_am335x_tscadc.h 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145
  1. #ifndef __LINUX_TI_AM335X_TSCADC_MFD_H
  2. #define __LINUX_TI_AM335X_TSCADC_MFD_H
  3. /*
  4. * TI Touch Screen / ADC MFD driver
  5. *
  6. * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation version 2.
  11. *
  12. * This program is distributed "as is" WITHOUT ANY WARRANTY of any
  13. * kind, whether express or implied; without even the implied warranty
  14. * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. */
  17. #include <linux/mfd/core.h>
  18. #define REG_RAWIRQSTATUS 0x024
  19. #define REG_IRQSTATUS 0x028
  20. #define REG_IRQENABLE 0x02C
  21. #define REG_IRQCLR 0x030
  22. #define REG_IRQWAKEUP 0x034
  23. #define REG_CTRL 0x040
  24. #define REG_ADCFSM 0x044
  25. #define REG_CLKDIV 0x04C
  26. #define REG_SE 0x054
  27. #define REG_IDLECONFIG 0x058
  28. #define REG_CHARGECONFIG 0x05C
  29. #define REG_CHARGEDELAY 0x060
  30. #define REG_STEPCONFIG(n) (0x64 + ((n - 1) * 8))
  31. #define REG_STEPDELAY(n) (0x68 + ((n - 1) * 8))
  32. #define REG_FIFO0CNT 0xE4
  33. #define REG_FIFO0THR 0xE8
  34. #define REG_FIFO1CNT 0xF0
  35. #define REG_FIFO1THR 0xF4
  36. #define REG_FIFO0 0x100
  37. #define REG_FIFO1 0x200
  38. /* Register Bitfields */
  39. /* IRQ wakeup enable */
  40. #define IRQWKUP_ENB BIT(0)
  41. /* Step Enable */
  42. #define STEPENB_MASK (0x1FFFF << 0)
  43. #define STEPENB(val) ((val) << 0)
  44. #define STPENB_STEPENB STEPENB(0x1FFFF)
  45. #define STPENB_STEPENB_TC STEPENB(0x1FFF)
  46. /* IRQ enable */
  47. #define IRQENB_HW_PEN BIT(0)
  48. #define IRQENB_FIFO0THRES BIT(2)
  49. #define IRQENB_FIFO1THRES BIT(5)
  50. #define IRQENB_PENUP BIT(9)
  51. /* Step Configuration */
  52. #define STEPCONFIG_MODE_MASK (3 << 0)
  53. #define STEPCONFIG_MODE(val) ((val) << 0)
  54. #define STEPCONFIG_MODE_HWSYNC STEPCONFIG_MODE(2)
  55. #define STEPCONFIG_AVG_MASK (7 << 2)
  56. #define STEPCONFIG_AVG(val) ((val) << 2)
  57. #define STEPCONFIG_AVG_16 STEPCONFIG_AVG(4)
  58. #define STEPCONFIG_XPP BIT(5)
  59. #define STEPCONFIG_XNN BIT(6)
  60. #define STEPCONFIG_YPP BIT(7)
  61. #define STEPCONFIG_YNN BIT(8)
  62. #define STEPCONFIG_XNP BIT(9)
  63. #define STEPCONFIG_YPN BIT(10)
  64. #define STEPCONFIG_INM_MASK (0xF << 15)
  65. #define STEPCONFIG_INM(val) ((val) << 15)
  66. #define STEPCONFIG_INM_ADCREFM STEPCONFIG_INM(8)
  67. #define STEPCONFIG_INP_MASK (0xF << 19)
  68. #define STEPCONFIG_INP(val) ((val) << 19)
  69. #define STEPCONFIG_INP_AN2 STEPCONFIG_INP(2)
  70. #define STEPCONFIG_INP_AN3 STEPCONFIG_INP(3)
  71. #define STEPCONFIG_INP_AN4 STEPCONFIG_INP(4)
  72. #define STEPCONFIG_INP_ADCREFM STEPCONFIG_INP(8)
  73. #define STEPCONFIG_FIFO1 BIT(26)
  74. /* Delay register */
  75. #define STEPDELAY_OPEN_MASK (0x3FFFF << 0)
  76. #define STEPDELAY_OPEN(val) ((val) << 0)
  77. #define STEPCONFIG_OPENDLY STEPDELAY_OPEN(0x098)
  78. #define STEPDELAY_SAMPLE_MASK (0xFF << 24)
  79. #define STEPDELAY_SAMPLE(val) ((val) << 24)
  80. #define STEPCONFIG_SAMPLEDLY STEPDELAY_SAMPLE(0)
  81. /* Charge Config */
  82. #define STEPCHARGE_RFP_MASK (7 << 12)
  83. #define STEPCHARGE_RFP(val) ((val) << 12)
  84. #define STEPCHARGE_RFP_XPUL STEPCHARGE_RFP(1)
  85. #define STEPCHARGE_INM_MASK (0xF << 15)
  86. #define STEPCHARGE_INM(val) ((val) << 15)
  87. #define STEPCHARGE_INM_AN1 STEPCHARGE_INM(1)
  88. #define STEPCHARGE_INP_MASK (0xF << 19)
  89. #define STEPCHARGE_INP(val) ((val) << 19)
  90. #define STEPCHARGE_INP_AN1 STEPCHARGE_INP(1)
  91. #define STEPCHARGE_RFM_MASK (3 << 23)
  92. #define STEPCHARGE_RFM(val) ((val) << 23)
  93. #define STEPCHARGE_RFM_XNUR STEPCHARGE_RFM(1)
  94. /* Charge delay */
  95. #define CHARGEDLY_OPEN_MASK (0x3FFFF << 0)
  96. #define CHARGEDLY_OPEN(val) ((val) << 0)
  97. #define CHARGEDLY_OPENDLY CHARGEDLY_OPEN(1)
  98. /* Control register */
  99. #define CNTRLREG_TSCSSENB BIT(0)
  100. #define CNTRLREG_STEPID BIT(1)
  101. #define CNTRLREG_STEPCONFIGWRT BIT(2)
  102. #define CNTRLREG_POWERDOWN BIT(4)
  103. #define CNTRLREG_AFE_CTRL_MASK (3 << 5)
  104. #define CNTRLREG_AFE_CTRL(val) ((val) << 5)
  105. #define CNTRLREG_4WIRE CNTRLREG_AFE_CTRL(1)
  106. #define CNTRLREG_5WIRE CNTRLREG_AFE_CTRL(2)
  107. #define CNTRLREG_8WIRE CNTRLREG_AFE_CTRL(3)
  108. #define CNTRLREG_TSCENB BIT(7)
  109. #define ADC_CLK 3000000
  110. #define MAX_CLK_DIV 7
  111. #define TSCADC_CELLS 1
  112. enum tscadc_cells {
  113. TSC_CELL,
  114. };
  115. struct mfd_tscadc_board {
  116. struct tsc_data *tsc_init;
  117. };
  118. struct ti_tscadc_dev {
  119. struct device *dev;
  120. struct regmap *regmap_tscadc;
  121. void __iomem *tscadc_base;
  122. int irq;
  123. struct mfd_cell cells[TSCADC_CELLS];
  124. /* tsc device */
  125. struct titsc *tsc;
  126. };
  127. #endif