nmi.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538
  1. /*
  2. * NMI watchdog support on APIC systems
  3. *
  4. * Started by Ingo Molnar <mingo@redhat.com>
  5. *
  6. * Fixes:
  7. * Mikael Pettersson : AMD K7 support for local APIC NMI watchdog.
  8. * Mikael Pettersson : Power Management for local APIC NMI watchdog.
  9. * Mikael Pettersson : Pentium 4 support for local APIC NMI watchdog.
  10. * Pavel Machek and
  11. * Mikael Pettersson : PM converted to driver model. Disable/enable API.
  12. */
  13. #include <asm/apic.h>
  14. #include <linux/nmi.h>
  15. #include <linux/mm.h>
  16. #include <linux/delay.h>
  17. #include <linux/interrupt.h>
  18. #include <linux/module.h>
  19. #include <linux/sysdev.h>
  20. #include <linux/sysctl.h>
  21. #include <linux/percpu.h>
  22. #include <linux/kprobes.h>
  23. #include <linux/cpumask.h>
  24. #include <linux/kernel_stat.h>
  25. #include <linux/kdebug.h>
  26. #include <linux/smp.h>
  27. #include <asm/i8259.h>
  28. #include <asm/io_apic.h>
  29. #include <asm/smp.h>
  30. #include <asm/nmi.h>
  31. #include <asm/proto.h>
  32. #include <asm/timer.h>
  33. #include <asm/mce.h>
  34. #include <mach_traps.h>
  35. int unknown_nmi_panic;
  36. int nmi_watchdog_enabled;
  37. static cpumask_t backtrace_mask = CPU_MASK_NONE;
  38. /* nmi_active:
  39. * >0: the lapic NMI watchdog is active, but can be disabled
  40. * <0: the lapic NMI watchdog has not been set up, and cannot
  41. * be enabled
  42. * 0: the lapic NMI watchdog is disabled, but can be enabled
  43. */
  44. atomic_t nmi_active = ATOMIC_INIT(0); /* oprofile uses this */
  45. EXPORT_SYMBOL(nmi_active);
  46. unsigned int nmi_watchdog = NMI_DEFAULT;
  47. EXPORT_SYMBOL(nmi_watchdog);
  48. static int panic_on_timeout;
  49. static unsigned int nmi_hz = HZ;
  50. static DEFINE_PER_CPU(short, wd_enabled);
  51. static int endflag __initdata;
  52. static inline unsigned int get_nmi_count(int cpu)
  53. {
  54. #ifdef CONFIG_X86_64
  55. return cpu_pda(cpu)->__nmi_count;
  56. #else
  57. return nmi_count(cpu);
  58. #endif
  59. }
  60. static inline int mce_in_progress(void)
  61. {
  62. #if defined(CONFIG_X86_64) && defined(CONFIG_X86_MCE)
  63. return atomic_read(&mce_entry) > 0;
  64. #endif
  65. return 0;
  66. }
  67. /*
  68. * Take the local apic timer and PIT/HPET into account. We don't
  69. * know which one is active, when we have highres/dyntick on
  70. */
  71. static inline unsigned int get_timer_irqs(int cpu)
  72. {
  73. #ifdef CONFIG_X86_64
  74. return read_pda(apic_timer_irqs) + read_pda(irq0_irqs);
  75. #else
  76. return per_cpu(irq_stat, cpu).apic_timer_irqs +
  77. per_cpu(irq_stat, cpu).irq0_irqs;
  78. #endif
  79. }
  80. /* Run after command line and cpu_init init, but before all other checks */
  81. void nmi_watchdog_default(void)
  82. {
  83. if (nmi_watchdog != NMI_DEFAULT)
  84. return;
  85. nmi_watchdog = NMI_NONE;
  86. }
  87. #ifdef CONFIG_SMP
  88. /*
  89. * The performance counters used by NMI_LOCAL_APIC don't trigger when
  90. * the CPU is idle. To make sure the NMI watchdog really ticks on all
  91. * CPUs during the test make them busy.
  92. */
  93. static __init void nmi_cpu_busy(void *data)
  94. {
  95. local_irq_enable_in_hardirq();
  96. /*
  97. * Intentionally don't use cpu_relax here. This is
  98. * to make sure that the performance counter really ticks,
  99. * even if there is a simulator or similar that catches the
  100. * pause instruction. On a real HT machine this is fine because
  101. * all other CPUs are busy with "useless" delay loops and don't
  102. * care if they get somewhat less cycles.
  103. */
  104. while (endflag == 0)
  105. mb();
  106. }
  107. #endif
  108. int __init check_nmi_watchdog(void)
  109. {
  110. unsigned int *prev_nmi_count;
  111. int cpu;
  112. if (nmi_watchdog == NMI_NONE || nmi_watchdog == NMI_DISABLED)
  113. return 0;
  114. if (!atomic_read(&nmi_active))
  115. return 0;
  116. prev_nmi_count = kmalloc(nr_cpu_ids * sizeof(int), GFP_KERNEL);
  117. if (!prev_nmi_count)
  118. goto error;
  119. printk(KERN_INFO "Testing NMI watchdog ... ");
  120. #ifdef CONFIG_SMP
  121. if (nmi_watchdog == NMI_LOCAL_APIC)
  122. smp_call_function(nmi_cpu_busy, (void *)&endflag, 0, 0);
  123. #endif
  124. for_each_possible_cpu(cpu)
  125. prev_nmi_count[cpu] = get_nmi_count(cpu);
  126. local_irq_enable();
  127. mdelay((20 * 1000) / nmi_hz); /* wait 20 ticks */
  128. for_each_online_cpu(cpu) {
  129. if (!per_cpu(wd_enabled, cpu))
  130. continue;
  131. if (get_nmi_count(cpu) - prev_nmi_count[cpu] <= 5) {
  132. printk(KERN_WARNING "WARNING: CPU#%d: NMI "
  133. "appears to be stuck (%d->%d)!\n",
  134. cpu,
  135. prev_nmi_count[cpu],
  136. get_nmi_count(cpu));
  137. per_cpu(wd_enabled, cpu) = 0;
  138. atomic_dec(&nmi_active);
  139. }
  140. }
  141. endflag = 1;
  142. if (!atomic_read(&nmi_active)) {
  143. kfree(prev_nmi_count);
  144. atomic_set(&nmi_active, -1);
  145. goto error;
  146. }
  147. printk("OK.\n");
  148. /*
  149. * now that we know it works we can reduce NMI frequency to
  150. * something more reasonable; makes a difference in some configs
  151. */
  152. if (nmi_watchdog == NMI_LOCAL_APIC)
  153. nmi_hz = lapic_adjust_nmi_hz(1);
  154. kfree(prev_nmi_count);
  155. return 0;
  156. error:
  157. if (nmi_watchdog == NMI_IO_APIC && !timer_through_8259)
  158. disable_8259A_irq(0);
  159. return -1;
  160. }
  161. static int __init setup_nmi_watchdog(char *str)
  162. {
  163. unsigned int nmi;
  164. if (!strncmp(str, "panic", 5)) {
  165. panic_on_timeout = 1;
  166. str = strchr(str, ',');
  167. if (!str)
  168. return 1;
  169. ++str;
  170. }
  171. get_option(&str, &nmi);
  172. if (nmi >= NMI_INVALID)
  173. return 0;
  174. nmi_watchdog = nmi;
  175. return 1;
  176. }
  177. __setup("nmi_watchdog=", setup_nmi_watchdog);
  178. /*
  179. * Suspend/resume support
  180. */
  181. #ifdef CONFIG_PM
  182. static int nmi_pm_active; /* nmi_active before suspend */
  183. static int lapic_nmi_suspend(struct sys_device *dev, pm_message_t state)
  184. {
  185. /* only CPU0 goes here, other CPUs should be offline */
  186. nmi_pm_active = atomic_read(&nmi_active);
  187. stop_apic_nmi_watchdog(NULL);
  188. BUG_ON(atomic_read(&nmi_active) != 0);
  189. return 0;
  190. }
  191. static int lapic_nmi_resume(struct sys_device *dev)
  192. {
  193. /* only CPU0 goes here, other CPUs should be offline */
  194. if (nmi_pm_active > 0) {
  195. setup_apic_nmi_watchdog(NULL);
  196. touch_nmi_watchdog();
  197. }
  198. return 0;
  199. }
  200. static struct sysdev_class nmi_sysclass = {
  201. .name = "lapic_nmi",
  202. .resume = lapic_nmi_resume,
  203. .suspend = lapic_nmi_suspend,
  204. };
  205. static struct sys_device device_lapic_nmi = {
  206. .id = 0,
  207. .cls = &nmi_sysclass,
  208. };
  209. static int __init init_lapic_nmi_sysfs(void)
  210. {
  211. int error;
  212. /*
  213. * should really be a BUG_ON but b/c this is an
  214. * init call, it just doesn't work. -dcz
  215. */
  216. if (nmi_watchdog != NMI_LOCAL_APIC)
  217. return 0;
  218. if (atomic_read(&nmi_active) < 0)
  219. return 0;
  220. error = sysdev_class_register(&nmi_sysclass);
  221. if (!error)
  222. error = sysdev_register(&device_lapic_nmi);
  223. return error;
  224. }
  225. /* must come after the local APIC's device_initcall() */
  226. late_initcall(init_lapic_nmi_sysfs);
  227. #endif /* CONFIG_PM */
  228. static void __acpi_nmi_enable(void *__unused)
  229. {
  230. apic_write_around(APIC_LVT0, APIC_DM_NMI);
  231. }
  232. /*
  233. * Enable timer based NMIs on all CPUs:
  234. */
  235. void acpi_nmi_enable(void)
  236. {
  237. if (atomic_read(&nmi_active) && nmi_watchdog == NMI_IO_APIC)
  238. on_each_cpu(__acpi_nmi_enable, NULL, 0, 1);
  239. }
  240. static void __acpi_nmi_disable(void *__unused)
  241. {
  242. apic_write_around(APIC_LVT0, APIC_DM_NMI | APIC_LVT_MASKED);
  243. }
  244. /*
  245. * Disable timer based NMIs on all CPUs:
  246. */
  247. void acpi_nmi_disable(void)
  248. {
  249. if (atomic_read(&nmi_active) && nmi_watchdog == NMI_IO_APIC)
  250. on_each_cpu(__acpi_nmi_disable, NULL, 0, 1);
  251. }
  252. void setup_apic_nmi_watchdog(void *unused)
  253. {
  254. if (__get_cpu_var(wd_enabled))
  255. return;
  256. /* cheap hack to support suspend/resume */
  257. /* if cpu0 is not active neither should the other cpus */
  258. if (smp_processor_id() != 0 && atomic_read(&nmi_active) <= 0)
  259. return;
  260. switch (nmi_watchdog) {
  261. case NMI_LOCAL_APIC:
  262. /* enable it before to avoid race with handler */
  263. __get_cpu_var(wd_enabled) = 1;
  264. if (lapic_watchdog_init(nmi_hz) < 0) {
  265. __get_cpu_var(wd_enabled) = 0;
  266. return;
  267. }
  268. /* FALL THROUGH */
  269. case NMI_IO_APIC:
  270. __get_cpu_var(wd_enabled) = 1;
  271. atomic_inc(&nmi_active);
  272. }
  273. }
  274. void stop_apic_nmi_watchdog(void *unused)
  275. {
  276. /* only support LOCAL and IO APICs for now */
  277. if (nmi_watchdog != NMI_LOCAL_APIC &&
  278. nmi_watchdog != NMI_IO_APIC)
  279. return;
  280. if (__get_cpu_var(wd_enabled) == 0)
  281. return;
  282. if (nmi_watchdog == NMI_LOCAL_APIC)
  283. lapic_watchdog_stop();
  284. __get_cpu_var(wd_enabled) = 0;
  285. atomic_dec(&nmi_active);
  286. }
  287. /*
  288. * the best way to detect whether a CPU has a 'hard lockup' problem
  289. * is to check it's local APIC timer IRQ counts. If they are not
  290. * changing then that CPU has some problem.
  291. *
  292. * as these watchdog NMI IRQs are generated on every CPU, we only
  293. * have to check the current processor.
  294. *
  295. * since NMIs don't listen to _any_ locks, we have to be extremely
  296. * careful not to rely on unsafe variables. The printk might lock
  297. * up though, so we have to break up any console locks first ...
  298. * [when there will be more tty-related locks, break them up here too!]
  299. */
  300. static DEFINE_PER_CPU(unsigned, last_irq_sum);
  301. static DEFINE_PER_CPU(local_t, alert_counter);
  302. static DEFINE_PER_CPU(int, nmi_touch);
  303. void touch_nmi_watchdog(void)
  304. {
  305. if (nmi_watchdog == NMI_LOCAL_APIC ||
  306. nmi_watchdog == NMI_IO_APIC) {
  307. unsigned cpu;
  308. /*
  309. * Tell other CPUs to reset their alert counters. We cannot
  310. * do it ourselves because the alert count increase is not
  311. * atomic.
  312. */
  313. for_each_present_cpu(cpu) {
  314. if (per_cpu(nmi_touch, cpu) != 1)
  315. per_cpu(nmi_touch, cpu) = 1;
  316. }
  317. }
  318. /*
  319. * Tickle the softlockup detector too:
  320. */
  321. touch_softlockup_watchdog();
  322. }
  323. EXPORT_SYMBOL(touch_nmi_watchdog);
  324. notrace __kprobes int
  325. nmi_watchdog_tick(struct pt_regs *regs, unsigned reason)
  326. {
  327. /*
  328. * Since current_thread_info()-> is always on the stack, and we
  329. * always switch the stack NMI-atomically, it's safe to use
  330. * smp_processor_id().
  331. */
  332. unsigned int sum;
  333. int touched = 0;
  334. int cpu = smp_processor_id();
  335. int rc = 0;
  336. /* check for other users first */
  337. if (notify_die(DIE_NMI, "nmi", regs, reason, 2, SIGINT)
  338. == NOTIFY_STOP) {
  339. rc = 1;
  340. touched = 1;
  341. }
  342. sum = get_timer_irqs(cpu);
  343. if (__get_cpu_var(nmi_touch)) {
  344. __get_cpu_var(nmi_touch) = 0;
  345. touched = 1;
  346. }
  347. if (cpu_isset(cpu, backtrace_mask)) {
  348. static DEFINE_SPINLOCK(lock); /* Serialise the printks */
  349. spin_lock(&lock);
  350. printk(KERN_WARNING "NMI backtrace for cpu %d\n", cpu);
  351. dump_stack();
  352. spin_unlock(&lock);
  353. cpu_clear(cpu, backtrace_mask);
  354. }
  355. /* Could check oops_in_progress here too, but it's safer not to */
  356. if (mce_in_progress())
  357. touched = 1;
  358. /* if the none of the timers isn't firing, this cpu isn't doing much */
  359. if (!touched && __get_cpu_var(last_irq_sum) == sum) {
  360. /*
  361. * Ayiee, looks like this CPU is stuck ...
  362. * wait a few IRQs (5 seconds) before doing the oops ...
  363. */
  364. local_inc(&__get_cpu_var(alert_counter));
  365. if (local_read(&__get_cpu_var(alert_counter)) == 5 * nmi_hz)
  366. /*
  367. * die_nmi will return ONLY if NOTIFY_STOP happens..
  368. */
  369. die_nmi("BUG: NMI Watchdog detected LOCKUP",
  370. regs, panic_on_timeout);
  371. } else {
  372. __get_cpu_var(last_irq_sum) = sum;
  373. local_set(&__get_cpu_var(alert_counter), 0);
  374. }
  375. /* see if the nmi watchdog went off */
  376. if (!__get_cpu_var(wd_enabled))
  377. return rc;
  378. switch (nmi_watchdog) {
  379. case NMI_LOCAL_APIC:
  380. rc |= lapic_wd_event(nmi_hz);
  381. break;
  382. case NMI_IO_APIC:
  383. /*
  384. * don't know how to accurately check for this.
  385. * just assume it was a watchdog timer interrupt
  386. * This matches the old behaviour.
  387. */
  388. rc = 1;
  389. break;
  390. }
  391. return rc;
  392. }
  393. #ifdef CONFIG_SYSCTL
  394. static int unknown_nmi_panic_callback(struct pt_regs *regs, int cpu)
  395. {
  396. unsigned char reason = get_nmi_reason();
  397. char buf[64];
  398. sprintf(buf, "NMI received for unknown reason %02x\n", reason);
  399. die_nmi(buf, regs, 1); /* Always panic here */
  400. return 0;
  401. }
  402. /*
  403. * proc handler for /proc/sys/kernel/nmi
  404. */
  405. int proc_nmi_enabled(struct ctl_table *table, int write, struct file *file,
  406. void __user *buffer, size_t *length, loff_t *ppos)
  407. {
  408. int old_state;
  409. nmi_watchdog_enabled = (atomic_read(&nmi_active) > 0) ? 1 : 0;
  410. old_state = nmi_watchdog_enabled;
  411. proc_dointvec(table, write, file, buffer, length, ppos);
  412. if (!!old_state == !!nmi_watchdog_enabled)
  413. return 0;
  414. if (atomic_read(&nmi_active) < 0 || nmi_watchdog == NMI_DISABLED) {
  415. printk(KERN_WARNING
  416. "NMI watchdog is permanently disabled\n");
  417. return -EIO;
  418. }
  419. /* if nmi_watchdog is not set yet, then set it */
  420. nmi_watchdog_default();
  421. #ifdef CONFIG_X86_32
  422. if (nmi_watchdog == NMI_NONE) {
  423. if (lapic_watchdog_ok())
  424. nmi_watchdog = NMI_LOCAL_APIC;
  425. else
  426. nmi_watchdog = NMI_IO_APIC;
  427. }
  428. #endif
  429. if (nmi_watchdog == NMI_LOCAL_APIC) {
  430. if (nmi_watchdog_enabled)
  431. enable_lapic_nmi_watchdog();
  432. else
  433. disable_lapic_nmi_watchdog();
  434. } else {
  435. printk(KERN_WARNING
  436. "NMI watchdog doesn't know what hardware to touch\n");
  437. return -EIO;
  438. }
  439. return 0;
  440. }
  441. #endif /* CONFIG_SYSCTL */
  442. int do_nmi_callback(struct pt_regs *regs, int cpu)
  443. {
  444. #ifdef CONFIG_SYSCTL
  445. if (unknown_nmi_panic)
  446. return unknown_nmi_panic_callback(regs, cpu);
  447. #endif
  448. return 0;
  449. }
  450. void __trigger_all_cpu_backtrace(void)
  451. {
  452. int i;
  453. backtrace_mask = cpu_online_map;
  454. /* Wait for up to 10 seconds for all CPUs to do the backtrace */
  455. for (i = 0; i < 10 * 1000; i++) {
  456. if (cpus_empty(backtrace_mask))
  457. break;
  458. mdelay(1);
  459. }
  460. }