ak4104.c 7.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311
  1. /*
  2. * AK4104 ALSA SoC (ASoC) driver
  3. *
  4. * Copyright (c) 2009 Daniel Mack <daniel@caiaq.de>
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. */
  11. #include <linux/module.h>
  12. #include <linux/slab.h>
  13. #include <sound/core.h>
  14. #include <sound/soc.h>
  15. #include <sound/initval.h>
  16. #include <linux/spi/spi.h>
  17. #include <linux/of_device.h>
  18. #include <linux/of_gpio.h>
  19. #include <sound/asoundef.h>
  20. /* AK4104 registers addresses */
  21. #define AK4104_REG_CONTROL1 0x00
  22. #define AK4104_REG_RESERVED 0x01
  23. #define AK4104_REG_CONTROL2 0x02
  24. #define AK4104_REG_TX 0x03
  25. #define AK4104_REG_CHN_STATUS(x) ((x) + 0x04)
  26. #define AK4104_NUM_REGS 10
  27. #define AK4104_REG_MASK 0x1f
  28. #define AK4104_READ 0xc0
  29. #define AK4104_WRITE 0xe0
  30. #define AK4104_RESERVED_VAL 0x5b
  31. /* Bit masks for AK4104 registers */
  32. #define AK4104_CONTROL1_RSTN (1 << 0)
  33. #define AK4104_CONTROL1_PW (1 << 1)
  34. #define AK4104_CONTROL1_DIF0 (1 << 2)
  35. #define AK4104_CONTROL1_DIF1 (1 << 3)
  36. #define AK4104_CONTROL2_SEL0 (1 << 0)
  37. #define AK4104_CONTROL2_SEL1 (1 << 1)
  38. #define AK4104_CONTROL2_MODE (1 << 2)
  39. #define AK4104_TX_TXE (1 << 0)
  40. #define AK4104_TX_V (1 << 1)
  41. #define DRV_NAME "ak4104-codec"
  42. struct ak4104_private {
  43. struct regmap *regmap;
  44. };
  45. static int ak4104_set_dai_fmt(struct snd_soc_dai *codec_dai,
  46. unsigned int format)
  47. {
  48. struct snd_soc_codec *codec = codec_dai->codec;
  49. struct ak4104_private *ak4104 = snd_soc_codec_get_drvdata(codec);
  50. int val = 0;
  51. int ret;
  52. /* set DAI format */
  53. switch (format & SND_SOC_DAIFMT_FORMAT_MASK) {
  54. case SND_SOC_DAIFMT_RIGHT_J:
  55. break;
  56. case SND_SOC_DAIFMT_LEFT_J:
  57. val |= AK4104_CONTROL1_DIF0;
  58. break;
  59. case SND_SOC_DAIFMT_I2S:
  60. val |= AK4104_CONTROL1_DIF0 | AK4104_CONTROL1_DIF1;
  61. break;
  62. default:
  63. dev_err(codec->dev, "invalid dai format\n");
  64. return -EINVAL;
  65. }
  66. /* This device can only be slave */
  67. if ((format & SND_SOC_DAIFMT_MASTER_MASK) != SND_SOC_DAIFMT_CBS_CFS)
  68. return -EINVAL;
  69. ret = regmap_update_bits(ak4104->regmap, AK4104_REG_CONTROL1,
  70. AK4104_CONTROL1_DIF0 | AK4104_CONTROL1_DIF1,
  71. val);
  72. if (ret < 0)
  73. return ret;
  74. return 0;
  75. }
  76. static int ak4104_hw_params(struct snd_pcm_substream *substream,
  77. struct snd_pcm_hw_params *params,
  78. struct snd_soc_dai *dai)
  79. {
  80. struct snd_soc_codec *codec = dai->codec;
  81. struct ak4104_private *ak4104 = snd_soc_codec_get_drvdata(codec);
  82. int ret, val = 0;
  83. /* set the IEC958 bits: consumer mode, no copyright bit */
  84. val |= IEC958_AES0_CON_NOT_COPYRIGHT;
  85. regmap_write(ak4104->regmap, AK4104_REG_CHN_STATUS(0), val);
  86. val = 0;
  87. switch (params_rate(params)) {
  88. case 22050:
  89. val |= IEC958_AES3_CON_FS_22050;
  90. break;
  91. case 24000:
  92. val |= IEC958_AES3_CON_FS_24000;
  93. break;
  94. case 32000:
  95. val |= IEC958_AES3_CON_FS_32000;
  96. break;
  97. case 44100:
  98. val |= IEC958_AES3_CON_FS_44100;
  99. break;
  100. case 48000:
  101. val |= IEC958_AES3_CON_FS_48000;
  102. break;
  103. case 88200:
  104. val |= IEC958_AES3_CON_FS_88200;
  105. break;
  106. case 96000:
  107. val |= IEC958_AES3_CON_FS_96000;
  108. break;
  109. case 176400:
  110. val |= IEC958_AES3_CON_FS_176400;
  111. break;
  112. case 192000:
  113. val |= IEC958_AES3_CON_FS_192000;
  114. break;
  115. default:
  116. dev_err(codec->dev, "unsupported sampling rate\n");
  117. return -EINVAL;
  118. }
  119. ret = regmap_write(ak4104->regmap, AK4104_REG_CHN_STATUS(3), val);
  120. if (ret < 0)
  121. return ret;
  122. /* enable transmitter */
  123. ret = regmap_update_bits(ak4104->regmap, AK4104_REG_TX,
  124. AK4104_TX_TXE, AK4104_TX_TXE);
  125. if (ret < 0)
  126. return ret;
  127. return 0;
  128. }
  129. static int ak4104_hw_free(struct snd_pcm_substream *substream,
  130. struct snd_soc_dai *dai)
  131. {
  132. struct snd_soc_codec *codec = dai->codec;
  133. struct ak4104_private *ak4104 = snd_soc_codec_get_drvdata(codec);
  134. /* disable transmitter */
  135. return regmap_update_bits(ak4104->regmap, AK4104_REG_TX,
  136. AK4104_TX_TXE, 0);
  137. }
  138. static const struct snd_soc_dai_ops ak4101_dai_ops = {
  139. .hw_params = ak4104_hw_params,
  140. .hw_free = ak4104_hw_free,
  141. .set_fmt = ak4104_set_dai_fmt,
  142. };
  143. static struct snd_soc_dai_driver ak4104_dai = {
  144. .name = "ak4104-hifi",
  145. .playback = {
  146. .stream_name = "Playback",
  147. .channels_min = 2,
  148. .channels_max = 2,
  149. .rates = SNDRV_PCM_RATE_8000_192000,
  150. .formats = SNDRV_PCM_FMTBIT_S16_LE |
  151. SNDRV_PCM_FMTBIT_S24_3LE |
  152. SNDRV_PCM_FMTBIT_S24_LE
  153. },
  154. .ops = &ak4101_dai_ops,
  155. };
  156. static int ak4104_probe(struct snd_soc_codec *codec)
  157. {
  158. struct ak4104_private *ak4104 = snd_soc_codec_get_drvdata(codec);
  159. int ret;
  160. codec->control_data = ak4104->regmap;
  161. /* set power-up and non-reset bits */
  162. ret = regmap_update_bits(ak4104->regmap, AK4104_REG_CONTROL1,
  163. AK4104_CONTROL1_PW | AK4104_CONTROL1_RSTN,
  164. AK4104_CONTROL1_PW | AK4104_CONTROL1_RSTN);
  165. if (ret < 0)
  166. return ret;
  167. /* enable transmitter */
  168. ret = regmap_update_bits(ak4104->regmap, AK4104_REG_TX,
  169. AK4104_TX_TXE, AK4104_TX_TXE);
  170. if (ret < 0)
  171. return ret;
  172. return 0;
  173. }
  174. static int ak4104_remove(struct snd_soc_codec *codec)
  175. {
  176. struct ak4104_private *ak4104 = snd_soc_codec_get_drvdata(codec);
  177. regmap_update_bits(ak4104->regmap, AK4104_REG_CONTROL1,
  178. AK4104_CONTROL1_PW | AK4104_CONTROL1_RSTN, 0);
  179. return 0;
  180. }
  181. static struct snd_soc_codec_driver soc_codec_device_ak4104 = {
  182. .probe = ak4104_probe,
  183. .remove = ak4104_remove,
  184. };
  185. static const struct regmap_config ak4104_regmap = {
  186. .reg_bits = 8,
  187. .val_bits = 8,
  188. .max_register = AK4104_NUM_REGS - 1,
  189. .read_flag_mask = AK4104_READ,
  190. .write_flag_mask = AK4104_WRITE,
  191. .cache_type = REGCACHE_RBTREE,
  192. };
  193. static int ak4104_spi_probe(struct spi_device *spi)
  194. {
  195. struct device_node *np = spi->dev.of_node;
  196. struct ak4104_private *ak4104;
  197. unsigned int val;
  198. int ret;
  199. spi->bits_per_word = 8;
  200. spi->mode = SPI_MODE_0;
  201. ret = spi_setup(spi);
  202. if (ret < 0)
  203. return ret;
  204. ak4104 = devm_kzalloc(&spi->dev, sizeof(struct ak4104_private),
  205. GFP_KERNEL);
  206. if (ak4104 == NULL)
  207. return -ENOMEM;
  208. ak4104->regmap = devm_regmap_init_spi(spi, &ak4104_regmap);
  209. if (IS_ERR(ak4104->regmap)) {
  210. ret = PTR_ERR(ak4104->regmap);
  211. return ret;
  212. }
  213. if (np) {
  214. enum of_gpio_flags flags;
  215. int gpio = of_get_named_gpio_flags(np, "reset-gpio", 0, &flags);
  216. if (gpio_is_valid(gpio)) {
  217. ret = devm_gpio_request_one(&spi->dev, gpio,
  218. flags & OF_GPIO_ACTIVE_LOW ?
  219. GPIOF_OUT_INIT_LOW : GPIOF_OUT_INIT_HIGH,
  220. "ak4104 reset");
  221. if (ret < 0)
  222. return ret;
  223. }
  224. }
  225. /* read the 'reserved' register - according to the datasheet, it
  226. * should contain 0x5b. Not a good way to verify the presence of
  227. * the device, but there is no hardware ID register. */
  228. ret = regmap_read(ak4104->regmap, AK4104_REG_RESERVED, &val);
  229. if (ret != 0)
  230. return ret;
  231. if (val != AK4104_RESERVED_VAL)
  232. return -ENODEV;
  233. spi_set_drvdata(spi, ak4104);
  234. ret = snd_soc_register_codec(&spi->dev,
  235. &soc_codec_device_ak4104, &ak4104_dai, 1);
  236. return ret;
  237. }
  238. static int ak4104_spi_remove(struct spi_device *spi)
  239. {
  240. snd_soc_unregister_codec(&spi->dev);
  241. return 0;
  242. }
  243. static const struct of_device_id ak4104_of_match[] = {
  244. { .compatible = "asahi-kasei,ak4104", },
  245. { }
  246. };
  247. MODULE_DEVICE_TABLE(of, ak4104_of_match);
  248. static struct spi_driver ak4104_spi_driver = {
  249. .driver = {
  250. .name = DRV_NAME,
  251. .owner = THIS_MODULE,
  252. .of_match_table = ak4104_of_match,
  253. },
  254. .probe = ak4104_spi_probe,
  255. .remove = ak4104_spi_remove,
  256. };
  257. module_spi_driver(ak4104_spi_driver);
  258. MODULE_AUTHOR("Daniel Mack <daniel@caiaq.de>");
  259. MODULE_DESCRIPTION("Asahi Kasei AK4104 ALSA SoC driver");
  260. MODULE_LICENSE("GPL");