dma-s3c2410.c 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182
  1. /* linux/arch/arm/mach-s3c2410/dma.c
  2. *
  3. * Copyright (c) 2006 Simtec Electronics
  4. * Ben Dooks <ben@simtec.co.uk>
  5. *
  6. * S3C2410 DMA selection
  7. *
  8. * http://armlinux.simtec.co.uk/
  9. *
  10. * This program is free software; you can redistribute it and/or modify
  11. * it under the terms of the GNU General Public License version 2 as
  12. * published by the Free Software Foundation.
  13. */
  14. #include <linux/kernel.h>
  15. #include <linux/init.h>
  16. #include <linux/device.h>
  17. #include <linux/serial_core.h>
  18. #include <mach/map.h>
  19. #include <mach/dma.h>
  20. #include <plat/cpu.h>
  21. #include <plat/dma-s3c24xx.h>
  22. #include <plat/regs-serial.h>
  23. #include <mach/regs-gpio.h>
  24. #include <plat/regs-dma.h>
  25. #include <mach/regs-lcd.h>
  26. #include <plat/regs-spi.h>
  27. static struct s3c24xx_dma_map __initdata s3c2410_dma_mappings[] = {
  28. [DMACH_XD0] = {
  29. .name = "xdreq0",
  30. .channels[0] = S3C2410_DCON_CH0_XDREQ0 | DMA_CH_VALID,
  31. },
  32. [DMACH_XD1] = {
  33. .name = "xdreq1",
  34. .channels[1] = S3C2410_DCON_CH1_XDREQ1 | DMA_CH_VALID,
  35. },
  36. [DMACH_SDI] = {
  37. .name = "sdi",
  38. .channels[0] = S3C2410_DCON_CH0_SDI | DMA_CH_VALID,
  39. .channels[2] = S3C2410_DCON_CH2_SDI | DMA_CH_VALID,
  40. .channels[3] = S3C2410_DCON_CH3_SDI | DMA_CH_VALID,
  41. },
  42. [DMACH_SPI0] = {
  43. .name = "spi0",
  44. .channels[1] = S3C2410_DCON_CH1_SPI | DMA_CH_VALID,
  45. },
  46. [DMACH_SPI1] = {
  47. .name = "spi1",
  48. .channels[3] = S3C2410_DCON_CH3_SPI | DMA_CH_VALID,
  49. },
  50. [DMACH_UART0] = {
  51. .name = "uart0",
  52. .channels[0] = S3C2410_DCON_CH0_UART0 | DMA_CH_VALID,
  53. },
  54. [DMACH_UART1] = {
  55. .name = "uart1",
  56. .channels[1] = S3C2410_DCON_CH1_UART1 | DMA_CH_VALID,
  57. },
  58. [DMACH_UART2] = {
  59. .name = "uart2",
  60. .channels[3] = S3C2410_DCON_CH3_UART2 | DMA_CH_VALID,
  61. },
  62. [DMACH_TIMER] = {
  63. .name = "timer",
  64. .channels[0] = S3C2410_DCON_CH0_TIMER | DMA_CH_VALID,
  65. .channels[2] = S3C2410_DCON_CH2_TIMER | DMA_CH_VALID,
  66. .channels[3] = S3C2410_DCON_CH3_TIMER | DMA_CH_VALID,
  67. },
  68. [DMACH_I2S_IN] = {
  69. .name = "i2s-sdi",
  70. .channels[1] = S3C2410_DCON_CH1_I2SSDI | DMA_CH_VALID,
  71. .channels[2] = S3C2410_DCON_CH2_I2SSDI | DMA_CH_VALID,
  72. },
  73. [DMACH_I2S_OUT] = {
  74. .name = "i2s-sdo",
  75. .channels[2] = S3C2410_DCON_CH2_I2SSDO | DMA_CH_VALID,
  76. },
  77. [DMACH_USB_EP1] = {
  78. .name = "usb-ep1",
  79. .channels[0] = S3C2410_DCON_CH0_USBEP1 | DMA_CH_VALID,
  80. },
  81. [DMACH_USB_EP2] = {
  82. .name = "usb-ep2",
  83. .channels[1] = S3C2410_DCON_CH1_USBEP2 | DMA_CH_VALID,
  84. },
  85. [DMACH_USB_EP3] = {
  86. .name = "usb-ep3",
  87. .channels[2] = S3C2410_DCON_CH2_USBEP3 | DMA_CH_VALID,
  88. },
  89. [DMACH_USB_EP4] = {
  90. .name = "usb-ep4",
  91. .channels[3] =S3C2410_DCON_CH3_USBEP4 | DMA_CH_VALID,
  92. },
  93. };
  94. static void s3c2410_dma_select(struct s3c2410_dma_chan *chan,
  95. struct s3c24xx_dma_map *map)
  96. {
  97. chan->dcon = map->channels[chan->number] & ~DMA_CH_VALID;
  98. }
  99. static struct s3c24xx_dma_selection __initdata s3c2410_dma_sel = {
  100. .select = s3c2410_dma_select,
  101. .dcon_mask = 7 << 24,
  102. .map = s3c2410_dma_mappings,
  103. .map_size = ARRAY_SIZE(s3c2410_dma_mappings),
  104. };
  105. static struct s3c24xx_dma_order __initdata s3c2410_dma_order = {
  106. .channels = {
  107. [DMACH_SDI] = {
  108. .list = {
  109. [0] = 3 | DMA_CH_VALID,
  110. [1] = 2 | DMA_CH_VALID,
  111. [2] = 0 | DMA_CH_VALID,
  112. },
  113. },
  114. [DMACH_I2S_IN] = {
  115. .list = {
  116. [0] = 1 | DMA_CH_VALID,
  117. [1] = 2 | DMA_CH_VALID,
  118. },
  119. },
  120. },
  121. };
  122. static int __init s3c2410_dma_add(struct device *dev,
  123. struct subsys_interface *sif)
  124. {
  125. s3c2410_dma_init();
  126. s3c24xx_dma_order_set(&s3c2410_dma_order);
  127. return s3c24xx_dma_init_map(&s3c2410_dma_sel);
  128. }
  129. #if defined(CONFIG_CPU_S3C2410)
  130. static struct subsys_interface s3c2410_dma_interface = {
  131. .name = "s3c2410_dma",
  132. .subsys = &s3c2410_subsys,
  133. .add_dev = s3c2410_dma_add,
  134. };
  135. static int __init s3c2410_dma_drvinit(void)
  136. {
  137. return subsys_interface_register(&s3c2410_dma_interface);
  138. }
  139. arch_initcall(s3c2410_dma_drvinit);
  140. static struct subsys_interface s3c2410a_dma_interface = {
  141. .name = "s3c2410a_dma",
  142. .subsys = &s3c2410a_subsys,
  143. .add_dev = s3c2410_dma_add,
  144. };
  145. static int __init s3c2410a_dma_drvinit(void)
  146. {
  147. return subsys_interface_register(&s3c2410a_dma_interface);
  148. }
  149. arch_initcall(s3c2410a_dma_drvinit);
  150. #endif
  151. #if defined(CONFIG_CPU_S3C2442)
  152. /* S3C2442 DMA contains the same selection table as the S3C2410 */
  153. static struct subsys_interface s3c2442_dma_interface = {
  154. .name = "s3c2442_dma",
  155. .subsys = &s3c2442_subsys,
  156. .add_dev = s3c2410_dma_add,
  157. };
  158. static int __init s3c2442_dma_drvinit(void)
  159. {
  160. return subsys_interface_register(&s3c2442_dma_interface);
  161. }
  162. arch_initcall(s3c2442_dma_drvinit);
  163. #endif