devices-msm7x30.c 7.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246
  1. /*
  2. * Copyright (C) 2008 Google, Inc.
  3. * Copyright (c) 2008-2011, Code Aurora Forum. All rights reserved.
  4. *
  5. * This software is licensed under the terms of the GNU General Public
  6. * License version 2, as published by the Free Software Foundation, and
  7. * may be copied, distributed, and modified under those terms.
  8. *
  9. * This program is distributed in the hope that it will be useful,
  10. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. * GNU General Public License for more details.
  13. *
  14. */
  15. #include <linux/kernel.h>
  16. #include <linux/platform_device.h>
  17. #include <linux/dma-mapping.h>
  18. #include <linux/clkdev.h>
  19. #include <mach/irqs.h>
  20. #include <mach/msm_iomap.h>
  21. #include <mach/dma.h>
  22. #include <mach/board.h>
  23. #include "devices.h"
  24. #include "smd_private.h"
  25. #include <asm/mach/flash.h>
  26. #include "clock.h"
  27. #include "clock-pcom.h"
  28. #include <linux/platform_data/mmc-msm_sdcc.h>
  29. static struct resource msm_gpio_resources[] = {
  30. {
  31. .start = 32 + 18,
  32. .end = 32 + 18,
  33. .flags = IORESOURCE_IRQ,
  34. },
  35. {
  36. .start = 32 + 19,
  37. .end = 32 + 19,
  38. .flags = IORESOURCE_IRQ,
  39. },
  40. {
  41. .start = 0xac001000,
  42. .end = 0xac001000 + SZ_4K - 1,
  43. .flags = IORESOURCE_MEM,
  44. .name = "gpio1"
  45. },
  46. {
  47. .start = 0xac101400,
  48. .end = 0xac101400 + SZ_4K - 1,
  49. .flags = IORESOURCE_MEM,
  50. .name = "gpio2"
  51. },
  52. };
  53. struct platform_device msm_device_gpio_7x30 = {
  54. .name = "gpio-msm-7x30",
  55. .num_resources = ARRAY_SIZE(msm_gpio_resources),
  56. .resource = msm_gpio_resources,
  57. };
  58. static struct resource resources_uart2[] = {
  59. {
  60. .start = INT_UART2,
  61. .end = INT_UART2,
  62. .flags = IORESOURCE_IRQ,
  63. },
  64. {
  65. .start = MSM_UART2_PHYS,
  66. .end = MSM_UART2_PHYS + MSM_UART2_SIZE - 1,
  67. .flags = IORESOURCE_MEM,
  68. .name = "uart_resource"
  69. },
  70. };
  71. struct platform_device msm_device_uart2 = {
  72. .name = "msm_serial",
  73. .id = 1,
  74. .num_resources = ARRAY_SIZE(resources_uart2),
  75. .resource = resources_uart2,
  76. };
  77. struct platform_device msm_device_smd = {
  78. .name = "msm_smd",
  79. .id = -1,
  80. };
  81. static struct resource resources_otg[] = {
  82. {
  83. .start = MSM_HSUSB_PHYS,
  84. .end = MSM_HSUSB_PHYS + MSM_HSUSB_SIZE,
  85. .flags = IORESOURCE_MEM,
  86. },
  87. {
  88. .start = INT_USB_HS,
  89. .end = INT_USB_HS,
  90. .flags = IORESOURCE_IRQ,
  91. },
  92. };
  93. struct platform_device msm_device_otg = {
  94. .name = "msm_otg",
  95. .id = -1,
  96. .num_resources = ARRAY_SIZE(resources_otg),
  97. .resource = resources_otg,
  98. .dev = {
  99. .coherent_dma_mask = 0xffffffff,
  100. },
  101. };
  102. static struct resource resources_hsusb[] = {
  103. {
  104. .start = MSM_HSUSB_PHYS,
  105. .end = MSM_HSUSB_PHYS + MSM_HSUSB_SIZE,
  106. .flags = IORESOURCE_MEM,
  107. },
  108. {
  109. .start = INT_USB_HS,
  110. .end = INT_USB_HS,
  111. .flags = IORESOURCE_IRQ,
  112. },
  113. };
  114. struct platform_device msm_device_hsusb = {
  115. .name = "msm_hsusb",
  116. .id = -1,
  117. .num_resources = ARRAY_SIZE(resources_hsusb),
  118. .resource = resources_hsusb,
  119. .dev = {
  120. .coherent_dma_mask = 0xffffffff,
  121. },
  122. };
  123. static u64 dma_mask = 0xffffffffULL;
  124. static struct resource resources_hsusb_host[] = {
  125. {
  126. .start = MSM_HSUSB_PHYS,
  127. .end = MSM_HSUSB_PHYS + MSM_HSUSB_SIZE,
  128. .flags = IORESOURCE_MEM,
  129. },
  130. {
  131. .start = INT_USB_HS,
  132. .end = INT_USB_HS,
  133. .flags = IORESOURCE_IRQ,
  134. },
  135. };
  136. struct platform_device msm_device_hsusb_host = {
  137. .name = "msm_hsusb_host",
  138. .id = -1,
  139. .num_resources = ARRAY_SIZE(resources_hsusb_host),
  140. .resource = resources_hsusb_host,
  141. .dev = {
  142. .dma_mask = &dma_mask,
  143. .coherent_dma_mask = 0xffffffffULL,
  144. },
  145. };
  146. static struct clk_pcom_desc msm_clocks_7x30[] = {
  147. CLK_PCOM("adm_clk", ADM_CLK, NULL, 0),
  148. CLK_PCOM("adsp_clk", ADSP_CLK, NULL, 0),
  149. CLK_PCOM("cam_m_clk", CAM_M_CLK, NULL, 0),
  150. CLK_PCOM("camif_pad_pclk", CAMIF_PAD_P_CLK, NULL, OFF),
  151. CLK_PCOM("ce_clk", CE_CLK, NULL, 0),
  152. CLK_PCOM("codec_ssbi_clk", CODEC_SSBI_CLK, NULL, 0),
  153. CLK_PCOM("ebi1_clk", EBI1_CLK, NULL, CLK_MIN),
  154. CLK_PCOM("ecodec_clk", ECODEC_CLK, NULL, 0),
  155. CLK_PCOM("emdh_clk", EMDH_CLK, NULL, OFF | CLK_MINMAX),
  156. CLK_PCOM("emdh_pclk", EMDH_P_CLK, NULL, OFF),
  157. CLK_PCOM("gp_clk", GP_CLK, NULL, 0),
  158. CLK_PCOM("grp_2d_clk", GRP_2D_CLK, NULL, 0),
  159. CLK_PCOM("grp_2d_pclk", GRP_2D_P_CLK, NULL, 0),
  160. CLK_PCOM("grp_clk", GRP_3D_CLK, NULL, 0),
  161. CLK_PCOM("grp_pclk", GRP_3D_P_CLK, NULL, 0),
  162. CLK_PCOM("hdmi_clk", HDMI_CLK, NULL, 0),
  163. CLK_PCOM("imem_clk", IMEM_CLK, NULL, OFF),
  164. CLK_PCOM("jpeg_clk", JPEG_CLK, NULL, OFF),
  165. CLK_PCOM("jpeg_pclk", JPEG_P_CLK, NULL, OFF),
  166. CLK_PCOM("lpa_codec_clk", LPA_CODEC_CLK, NULL, 0),
  167. CLK_PCOM("lpa_core_clk", LPA_CORE_CLK, NULL, 0),
  168. CLK_PCOM("lpa_pclk", LPA_P_CLK, NULL, 0),
  169. CLK_PCOM("mdc_clk", MDC_CLK, NULL, 0),
  170. CLK_PCOM("mddi_clk", PMDH_CLK, NULL, OFF | CLK_MINMAX),
  171. CLK_PCOM("mddi_pclk", PMDH_P_CLK, NULL, 0),
  172. CLK_PCOM("mdp_clk", MDP_CLK, NULL, OFF),
  173. CLK_PCOM("mdp_pclk", MDP_P_CLK, NULL, 0),
  174. CLK_PCOM("mdp_lcdc_pclk_clk", MDP_LCDC_PCLK_CLK, NULL, 0),
  175. CLK_PCOM("mdp_lcdc_pad_pclk_clk", MDP_LCDC_PAD_PCLK_CLK, NULL, 0),
  176. CLK_PCOM("mdp_vsync_clk", MDP_VSYNC_CLK, NULL, 0),
  177. CLK_PCOM("mfc_clk", MFC_CLK, NULL, 0),
  178. CLK_PCOM("mfc_div2_clk", MFC_DIV2_CLK, NULL, 0),
  179. CLK_PCOM("mfc_pclk", MFC_P_CLK, NULL, 0),
  180. CLK_PCOM("mi2s_m_clk", MI2S_M_CLK, NULL, 0),
  181. CLK_PCOM("mi2s_s_clk", MI2S_S_CLK, NULL, 0),
  182. CLK_PCOM("mi2s_codec_rx_m_clk", MI2S_CODEC_RX_M_CLK, NULL, 0),
  183. CLK_PCOM("mi2s_codec_rx_s_clk", MI2S_CODEC_RX_S_CLK, NULL, 0),
  184. CLK_PCOM("mi2s_codec_tx_m_clk", MI2S_CODEC_TX_M_CLK, NULL, 0),
  185. CLK_PCOM("mi2s_codec_tx_s_clk", MI2S_CODEC_TX_S_CLK, NULL, 0),
  186. CLK_PCOM("pbus_clk", PBUS_CLK, NULL, CLK_MIN),
  187. CLK_PCOM("pcm_clk", PCM_CLK, NULL, 0),
  188. CLK_PCOM("rotator_clk", AXI_ROTATOR_CLK, NULL, 0),
  189. CLK_PCOM("rotator_imem_clk", ROTATOR_IMEM_CLK, NULL, OFF),
  190. CLK_PCOM("rotator_pclk", ROTATOR_P_CLK, NULL, OFF),
  191. CLK_PCOM("sdac_clk", SDAC_CLK, NULL, OFF),
  192. CLK_PCOM("spi_clk", SPI_CLK, NULL, 0),
  193. CLK_PCOM("spi_pclk", SPI_P_CLK, NULL, 0),
  194. CLK_PCOM("tv_dac_clk", TV_DAC_CLK, NULL, 0),
  195. CLK_PCOM("tv_enc_clk", TV_ENC_CLK, NULL, 0),
  196. CLK_PCOM("uart_clk", UART2_CLK, "msm_serial.1", 0),
  197. CLK_PCOM("usb_phy_clk", USB_PHY_CLK, NULL, 0),
  198. CLK_PCOM("usb_hs_clk", USB_HS_CLK, NULL, OFF),
  199. CLK_PCOM("usb_hs_pclk", USB_HS_P_CLK, NULL, OFF),
  200. CLK_PCOM("usb_hs_core_clk", USB_HS_CORE_CLK, NULL, OFF),
  201. CLK_PCOM("usb_hs2_clk", USB_HS2_CLK, NULL, OFF),
  202. CLK_PCOM("usb_hs2_pclk", USB_HS2_P_CLK, NULL, OFF),
  203. CLK_PCOM("usb_hs2_core_clk", USB_HS2_CORE_CLK, NULL, OFF),
  204. CLK_PCOM("usb_hs3_clk", USB_HS3_CLK, NULL, OFF),
  205. CLK_PCOM("usb_hs3_pclk", USB_HS3_P_CLK, NULL, OFF),
  206. CLK_PCOM("usb_hs3_core_clk", USB_HS3_CORE_CLK, NULL, OFF),
  207. CLK_PCOM("vdc_clk", VDC_CLK, NULL, OFF | CLK_MIN),
  208. CLK_PCOM("vfe_camif_clk", VFE_CAMIF_CLK, NULL, 0),
  209. CLK_PCOM("vfe_clk", VFE_CLK, NULL, 0),
  210. CLK_PCOM("vfe_mdc_clk", VFE_MDC_CLK, NULL, 0),
  211. CLK_PCOM("vfe_pclk", VFE_P_CLK, NULL, OFF),
  212. CLK_PCOM("vpe_clk", VPE_CLK, NULL, 0),
  213. /* 7x30 v2 hardware only. */
  214. CLK_PCOM("csi_clk", CSI0_CLK, NULL, 0),
  215. CLK_PCOM("csi_pclk", CSI0_P_CLK, NULL, 0),
  216. CLK_PCOM("csi_vfe_clk", CSI0_VFE_CLK, NULL, 0),
  217. };
  218. static struct pcom_clk_pdata msm_clock_7x30_pdata = {
  219. .lookup = msm_clocks_7x30,
  220. .num_lookups = ARRAY_SIZE(msm_clocks_7x30),
  221. };
  222. struct platform_device msm_clock_7x30 = {
  223. .name = "msm-clock-pcom",
  224. .dev.platform_data = &msm_clock_7x30_pdata,
  225. };