omap2.dtsi 3.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179
  1. /*
  2. * Device Tree Source for OMAP2 SoC
  3. *
  4. * Copyright (C) 2011 Texas Instruments Incorporated - http://www.ti.com/
  5. *
  6. * This file is licensed under the terms of the GNU General Public License
  7. * version 2. This program is licensed "as is" without any warranty of any
  8. * kind, whether express or implied.
  9. */
  10. #include <dt-bindings/gpio/gpio.h>
  11. #include <dt-bindings/pinctrl/omap.h>
  12. #include "skeleton.dtsi"
  13. / {
  14. compatible = "ti,omap2430", "ti,omap2420", "ti,omap2";
  15. interrupt-parent = <&intc>;
  16. aliases {
  17. serial0 = &uart1;
  18. serial1 = &uart2;
  19. serial2 = &uart3;
  20. };
  21. cpus {
  22. #address-cells = <0>;
  23. #size-cells = <0>;
  24. cpu {
  25. compatible = "arm,arm1136jf-s";
  26. device_type = "cpu";
  27. };
  28. };
  29. pmu {
  30. compatible = "arm,arm1136-pmu";
  31. interrupts = <3>;
  32. };
  33. soc {
  34. compatible = "ti,omap-infra";
  35. mpu {
  36. compatible = "ti,omap2-mpu";
  37. ti,hwmods = "mpu";
  38. };
  39. };
  40. ocp {
  41. compatible = "simple-bus";
  42. #address-cells = <1>;
  43. #size-cells = <1>;
  44. ranges;
  45. ti,hwmods = "l3_main";
  46. intc: interrupt-controller@1 {
  47. compatible = "ti,omap2-intc";
  48. interrupt-controller;
  49. #interrupt-cells = <1>;
  50. ti,intc-size = <96>;
  51. reg = <0x480FE000 0x1000>;
  52. };
  53. sdma: dma-controller@48056000 {
  54. compatible = "ti,omap2430-sdma", "ti,omap2420-sdma";
  55. reg = <0x48056000 0x1000>;
  56. interrupts = <12>,
  57. <13>,
  58. <14>,
  59. <15>;
  60. #dma-cells = <1>;
  61. #dma-channels = <32>;
  62. #dma-requests = <64>;
  63. };
  64. uart1: serial@4806a000 {
  65. compatible = "ti,omap2-uart";
  66. ti,hwmods = "uart1";
  67. clock-frequency = <48000000>;
  68. };
  69. uart2: serial@4806c000 {
  70. compatible = "ti,omap2-uart";
  71. ti,hwmods = "uart2";
  72. clock-frequency = <48000000>;
  73. };
  74. uart3: serial@4806e000 {
  75. compatible = "ti,omap2-uart";
  76. ti,hwmods = "uart3";
  77. clock-frequency = <48000000>;
  78. };
  79. timer2: timer@4802a000 {
  80. compatible = "ti,omap2420-timer";
  81. reg = <0x4802a000 0x400>;
  82. interrupts = <38>;
  83. ti,hwmods = "timer2";
  84. };
  85. timer3: timer@48078000 {
  86. compatible = "ti,omap2420-timer";
  87. reg = <0x48078000 0x400>;
  88. interrupts = <39>;
  89. ti,hwmods = "timer3";
  90. };
  91. timer4: timer@4807a000 {
  92. compatible = "ti,omap2420-timer";
  93. reg = <0x4807a000 0x400>;
  94. interrupts = <40>;
  95. ti,hwmods = "timer4";
  96. };
  97. timer5: timer@4807c000 {
  98. compatible = "ti,omap2420-timer";
  99. reg = <0x4807c000 0x400>;
  100. interrupts = <41>;
  101. ti,hwmods = "timer5";
  102. ti,timer-dsp;
  103. };
  104. timer6: timer@4807e000 {
  105. compatible = "ti,omap2420-timer";
  106. reg = <0x4807e000 0x400>;
  107. interrupts = <42>;
  108. ti,hwmods = "timer6";
  109. ti,timer-dsp;
  110. };
  111. timer7: timer@48080000 {
  112. compatible = "ti,omap2420-timer";
  113. reg = <0x48080000 0x400>;
  114. interrupts = <43>;
  115. ti,hwmods = "timer7";
  116. ti,timer-dsp;
  117. };
  118. timer8: timer@48082000 {
  119. compatible = "ti,omap2420-timer";
  120. reg = <0x48082000 0x400>;
  121. interrupts = <44>;
  122. ti,hwmods = "timer8";
  123. ti,timer-dsp;
  124. };
  125. timer9: timer@48084000 {
  126. compatible = "ti,omap2420-timer";
  127. reg = <0x48084000 0x400>;
  128. interrupts = <45>;
  129. ti,hwmods = "timer9";
  130. ti,timer-pwm;
  131. };
  132. timer10: timer@48086000 {
  133. compatible = "ti,omap2420-timer";
  134. reg = <0x48086000 0x400>;
  135. interrupts = <46>;
  136. ti,hwmods = "timer10";
  137. ti,timer-pwm;
  138. };
  139. timer11: timer@48088000 {
  140. compatible = "ti,omap2420-timer";
  141. reg = <0x48088000 0x400>;
  142. interrupts = <47>;
  143. ti,hwmods = "timer11";
  144. ti,timer-pwm;
  145. };
  146. timer12: timer@4808a000 {
  147. compatible = "ti,omap2420-timer";
  148. reg = <0x4808a000 0x400>;
  149. interrupts = <48>;
  150. ti,hwmods = "timer12";
  151. ti,timer-pwm;
  152. };
  153. };
  154. };