am335x-evmsk.dts 9.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404
  1. /*
  2. * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. */
  8. /*
  9. * AM335x Starter Kit
  10. * http://www.ti.com/tool/tmdssk3358
  11. */
  12. /dts-v1/;
  13. #include "am33xx.dtsi"
  14. / {
  15. model = "TI AM335x EVM-SK";
  16. compatible = "ti,am335x-evmsk", "ti,am33xx";
  17. cpus {
  18. cpu@0 {
  19. cpu0-supply = <&vdd1_reg>;
  20. };
  21. };
  22. memory {
  23. device_type = "memory";
  24. reg = <0x80000000 0x10000000>; /* 256 MB */
  25. };
  26. am33xx_pinmux: pinmux@44e10800 {
  27. pinctrl-names = "default";
  28. pinctrl-0 = <&gpio_keys_s0 &clkout2_pin>;
  29. user_leds_s0: user_leds_s0 {
  30. pinctrl-single,pins = <
  31. 0x10 (PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad4.gpio1_4 */
  32. 0x14 (PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad5.gpio1_5 */
  33. 0x18 (PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad6.gpio1_6 */
  34. 0x1c (PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad7.gpio1_7 */
  35. >;
  36. };
  37. gpio_keys_s0: gpio_keys_s0 {
  38. pinctrl-single,pins = <
  39. 0x94 (PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_oen_ren.gpio2_3 */
  40. 0x90 (PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_advn_ale.gpio2_2 */
  41. 0x70 (PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_wait0.gpio0_30 */
  42. 0x9c (PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_ben0_cle.gpio2_5 */
  43. >;
  44. };
  45. i2c0_pins: pinmux_i2c0_pins {
  46. pinctrl-single,pins = <
  47. 0x188 (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_sda.i2c0_sda */
  48. 0x18c (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_scl.i2c0_scl */
  49. >;
  50. };
  51. uart0_pins: pinmux_uart0_pins {
  52. pinctrl-single,pins = <
  53. 0x170 (PIN_INPUT_PULLUP | MUX_MODE0) /* uart0_rxd.uart0_rxd */
  54. 0x174 (PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* uart0_txd.uart0_txd */
  55. >;
  56. };
  57. clkout2_pin: pinmux_clkout2_pin {
  58. pinctrl-single,pins = <
  59. 0x1b4 (PIN_OUTPUT_PULLDOWN | MUX_MODE3) /* xdma_event_intr1.clkout2 */
  60. >;
  61. };
  62. ecap2_pins: backlight_pins {
  63. pinctrl-single,pins = <
  64. 0x19c 0x4 /* mcasp0_ahclkr.ecap2_in_pwm2_out MODE4 */
  65. >;
  66. };
  67. cpsw_default: cpsw_default {
  68. pinctrl-single,pins = <
  69. /* Slave 1 */
  70. 0x114 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txen.rgmii1_tctl */
  71. 0x118 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxdv.rgmii1_rctl */
  72. 0x11c (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txd3.rgmii1_td3 */
  73. 0x120 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txd2.rgmii1_td2 */
  74. 0x124 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txd1.rgmii1_td1 */
  75. 0x128 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txd0.rgmii1_td0 */
  76. 0x12c (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txclk.rgmii1_tclk */
  77. 0x130 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxclk.rgmii1_rclk */
  78. 0x134 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxd3.rgmii1_rd3 */
  79. 0x138 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxd2.rgmii1_rd2 */
  80. 0x13c (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxd1.rgmii1_rd1 */
  81. 0x140 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxd0.rgmii1_rd0 */
  82. /* Slave 2 */
  83. 0x40 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a0.rgmii2_tctl */
  84. 0x44 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a1.rgmii2_rctl */
  85. 0x48 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a2.rgmii2_td3 */
  86. 0x4c (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a3.rgmii2_td2 */
  87. 0x50 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a4.rgmii2_td1 */
  88. 0x54 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a5.rgmii2_td0 */
  89. 0x58 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a6.rgmii2_tclk */
  90. 0x5c (PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a7.rgmii2_rclk */
  91. 0x60 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a8.rgmii2_rd3 */
  92. 0x64 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a9.rgmii2_rd2 */
  93. 0x68 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a10.rgmii2_rd1 */
  94. 0x6c (PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a11.rgmii2_rd0 */
  95. >;
  96. };
  97. cpsw_sleep: cpsw_sleep {
  98. pinctrl-single,pins = <
  99. /* Slave 1 reset value */
  100. 0x114 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  101. 0x118 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  102. 0x11c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  103. 0x120 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  104. 0x124 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  105. 0x128 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  106. 0x12c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  107. 0x130 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  108. 0x134 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  109. 0x138 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  110. 0x13c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  111. 0x140 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  112. /* Slave 2 reset value*/
  113. 0x40 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  114. 0x44 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  115. 0x48 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  116. 0x4c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  117. 0x50 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  118. 0x54 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  119. 0x58 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  120. 0x5c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  121. 0x60 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  122. 0x64 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  123. 0x68 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  124. 0x6c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  125. >;
  126. };
  127. davinci_mdio_default: davinci_mdio_default {
  128. pinctrl-single,pins = <
  129. /* MDIO */
  130. 0x148 (PIN_INPUT_PULLUP | SLEWCTRL_FAST | MUX_MODE0) /* mdio_data.mdio_data */
  131. 0x14c (PIN_OUTPUT_PULLUP | MUX_MODE0) /* mdio_clk.mdio_clk */
  132. >;
  133. };
  134. davinci_mdio_sleep: davinci_mdio_sleep {
  135. pinctrl-single,pins = <
  136. /* MDIO reset value */
  137. 0x148 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  138. 0x14c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  139. >;
  140. };
  141. };
  142. ocp {
  143. uart0: serial@44e09000 {
  144. pinctrl-names = "default";
  145. pinctrl-0 = <&uart0_pins>;
  146. status = "okay";
  147. };
  148. i2c0: i2c@44e0b000 {
  149. pinctrl-names = "default";
  150. pinctrl-0 = <&i2c0_pins>;
  151. status = "okay";
  152. clock-frequency = <400000>;
  153. tps: tps@2d {
  154. reg = <0x2d>;
  155. };
  156. lis331dlh: lis331dlh@18 {
  157. compatible = "st,lis331dlh", "st,lis3lv02d";
  158. reg = <0x18>;
  159. Vdd-supply = <&lis3_reg>;
  160. Vdd_IO-supply = <&lis3_reg>;
  161. st,click-single-x;
  162. st,click-single-y;
  163. st,click-single-z;
  164. st,click-thresh-x = <10>;
  165. st,click-thresh-y = <10>;
  166. st,click-thresh-z = <10>;
  167. st,irq1-click;
  168. st,irq2-click;
  169. st,wakeup-x-lo;
  170. st,wakeup-x-hi;
  171. st,wakeup-y-lo;
  172. st,wakeup-y-hi;
  173. st,wakeup-z-lo;
  174. st,wakeup-z-hi;
  175. st,min-limit-x = <120>;
  176. st,min-limit-y = <120>;
  177. st,min-limit-z = <140>;
  178. st,max-limit-x = <550>;
  179. st,max-limit-y = <550>;
  180. st,max-limit-z = <750>;
  181. };
  182. };
  183. epwmss2: epwmss@48304000 {
  184. status = "okay";
  185. ecap2: ecap@48304100 {
  186. status = "okay";
  187. pinctrl-names = "default";
  188. pinctrl-0 = <&ecap2_pins>;
  189. };
  190. };
  191. };
  192. vbat: fixedregulator@0 {
  193. compatible = "regulator-fixed";
  194. regulator-name = "vbat";
  195. regulator-min-microvolt = <5000000>;
  196. regulator-max-microvolt = <5000000>;
  197. regulator-boot-on;
  198. };
  199. lis3_reg: fixedregulator@1 {
  200. compatible = "regulator-fixed";
  201. regulator-name = "lis3_reg";
  202. regulator-boot-on;
  203. };
  204. leds {
  205. pinctrl-names = "default";
  206. pinctrl-0 = <&user_leds_s0>;
  207. compatible = "gpio-leds";
  208. led@1 {
  209. label = "evmsk:green:usr0";
  210. gpios = <&gpio1 4 GPIO_ACTIVE_HIGH>;
  211. default-state = "off";
  212. };
  213. led@2 {
  214. label = "evmsk:green:usr1";
  215. gpios = <&gpio1 5 GPIO_ACTIVE_HIGH>;
  216. default-state = "off";
  217. };
  218. led@3 {
  219. label = "evmsk:green:mmc0";
  220. gpios = <&gpio1 6 GPIO_ACTIVE_HIGH>;
  221. linux,default-trigger = "mmc0";
  222. default-state = "off";
  223. };
  224. led@4 {
  225. label = "evmsk:green:heartbeat";
  226. gpios = <&gpio1 7 GPIO_ACTIVE_HIGH>;
  227. linux,default-trigger = "heartbeat";
  228. default-state = "off";
  229. };
  230. };
  231. gpio_buttons: gpio_buttons@0 {
  232. compatible = "gpio-keys";
  233. #address-cells = <1>;
  234. #size-cells = <0>;
  235. switch@1 {
  236. label = "button0";
  237. linux,code = <0x100>;
  238. gpios = <&gpio2 3 GPIO_ACTIVE_HIGH>;
  239. };
  240. switch@2 {
  241. label = "button1";
  242. linux,code = <0x101>;
  243. gpios = <&gpio2 2 GPIO_ACTIVE_HIGH>;
  244. };
  245. switch@3 {
  246. label = "button2";
  247. linux,code = <0x102>;
  248. gpios = <&gpio0 30 GPIO_ACTIVE_HIGH>;
  249. gpio-key,wakeup;
  250. };
  251. switch@4 {
  252. label = "button3";
  253. linux,code = <0x103>;
  254. gpios = <&gpio2 5 GPIO_ACTIVE_HIGH>;
  255. };
  256. };
  257. backlight {
  258. compatible = "pwm-backlight";
  259. pwms = <&ecap2 0 50000 1>;
  260. brightness-levels = <0 58 61 66 75 90 125 170 255>;
  261. default-brightness-level = <8>;
  262. };
  263. };
  264. #include "tps65910.dtsi"
  265. &tps {
  266. vcc1-supply = <&vbat>;
  267. vcc2-supply = <&vbat>;
  268. vcc3-supply = <&vbat>;
  269. vcc4-supply = <&vbat>;
  270. vcc5-supply = <&vbat>;
  271. vcc6-supply = <&vbat>;
  272. vcc7-supply = <&vbat>;
  273. vccio-supply = <&vbat>;
  274. regulators {
  275. vrtc_reg: regulator@0 {
  276. regulator-always-on;
  277. };
  278. vio_reg: regulator@1 {
  279. regulator-always-on;
  280. };
  281. vdd1_reg: regulator@2 {
  282. /* VDD_MPU voltage limits 0.95V - 1.26V with +/-4% tolerance */
  283. regulator-name = "vdd_mpu";
  284. regulator-min-microvolt = <912500>;
  285. regulator-max-microvolt = <1312500>;
  286. regulator-boot-on;
  287. regulator-always-on;
  288. };
  289. vdd2_reg: regulator@3 {
  290. /* VDD_CORE voltage limits 0.95V - 1.1V with +/-4% tolerance */
  291. regulator-name = "vdd_core";
  292. regulator-min-microvolt = <912500>;
  293. regulator-max-microvolt = <1150000>;
  294. regulator-boot-on;
  295. regulator-always-on;
  296. };
  297. vdd3_reg: regulator@4 {
  298. regulator-always-on;
  299. };
  300. vdig1_reg: regulator@5 {
  301. regulator-always-on;
  302. };
  303. vdig2_reg: regulator@6 {
  304. regulator-always-on;
  305. };
  306. vpll_reg: regulator@7 {
  307. regulator-always-on;
  308. };
  309. vdac_reg: regulator@8 {
  310. regulator-always-on;
  311. };
  312. vaux1_reg: regulator@9 {
  313. regulator-always-on;
  314. };
  315. vaux2_reg: regulator@10 {
  316. regulator-always-on;
  317. };
  318. vaux33_reg: regulator@11 {
  319. regulator-always-on;
  320. };
  321. vmmc_reg: regulator@12 {
  322. regulator-always-on;
  323. };
  324. };
  325. };
  326. &mac {
  327. pinctrl-names = "default", "sleep";
  328. pinctrl-0 = <&cpsw_default>;
  329. pinctrl-1 = <&cpsw_sleep>;
  330. };
  331. &davinci_mdio {
  332. pinctrl-names = "default", "sleep";
  333. pinctrl-0 = <&davinci_mdio_default>;
  334. pinctrl-1 = <&davinci_mdio_sleep>;
  335. };
  336. &cpsw_emac0 {
  337. phy_id = <&davinci_mdio>, <0>;
  338. phy-mode = "rgmii-txid";
  339. };
  340. &cpsw_emac1 {
  341. phy_id = <&davinci_mdio>, <1>;
  342. phy-mode = "rgmii-txid";
  343. };