am335x-evm.dts 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490
  1. /*
  2. * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. */
  8. /dts-v1/;
  9. #include "am33xx.dtsi"
  10. / {
  11. model = "TI AM335x EVM";
  12. compatible = "ti,am335x-evm", "ti,am33xx";
  13. cpus {
  14. cpu@0 {
  15. cpu0-supply = <&vdd1_reg>;
  16. };
  17. };
  18. memory {
  19. device_type = "memory";
  20. reg = <0x80000000 0x10000000>; /* 256 MB */
  21. };
  22. am33xx_pinmux: pinmux@44e10800 {
  23. pinctrl-names = "default";
  24. pinctrl-0 = <&matrix_keypad_s0 &volume_keys_s0 &clkout2_pin>;
  25. matrix_keypad_s0: matrix_keypad_s0 {
  26. pinctrl-single,pins = <
  27. 0x54 (PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_a5.gpio1_21 */
  28. 0x58 (PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_a6.gpio1_22 */
  29. 0x64 (PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_a9.gpio1_25 */
  30. 0x68 (PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_a10.gpio1_26 */
  31. 0x6c (PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_a11.gpio1_27 */
  32. >;
  33. };
  34. volume_keys_s0: volume_keys_s0 {
  35. pinctrl-single,pins = <
  36. 0x150 (PIN_INPUT_PULLDOWN | MUX_MODE7) /* spi0_sclk.gpio0_2 */
  37. 0x154 (PIN_INPUT_PULLDOWN | MUX_MODE7) /* spi0_d0.gpio0_3 */
  38. >;
  39. };
  40. i2c0_pins: pinmux_i2c0_pins {
  41. pinctrl-single,pins = <
  42. 0x188 (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_sda.i2c0_sda */
  43. 0x18c (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_scl.i2c0_scl */
  44. >;
  45. };
  46. i2c1_pins: pinmux_i2c1_pins {
  47. pinctrl-single,pins = <
  48. 0x158 (PIN_INPUT_PULLUP | MUX_MODE2) /* spi0_d1.i2c1_sda */
  49. 0x15c (PIN_INPUT_PULLUP | MUX_MODE2) /* spi0_cs0.i2c1_scl */
  50. >;
  51. };
  52. uart0_pins: pinmux_uart0_pins {
  53. pinctrl-single,pins = <
  54. 0x170 (PIN_INPUT_PULLUP | MUX_MODE0) /* uart0_rxd.uart0_rxd */
  55. 0x174 (PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* uart0_txd.uart0_txd */
  56. >;
  57. };
  58. clkout2_pin: pinmux_clkout2_pin {
  59. pinctrl-single,pins = <
  60. 0x1b4 (PIN_OUTPUT_PULLDOWN | MUX_MODE3) /* xdma_event_intr1.clkout2 */
  61. >;
  62. };
  63. nandflash_pins_s0: nandflash_pins_s0 {
  64. pinctrl-single,pins = <
  65. 0x0 (PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad0.gpmc_ad0 */
  66. 0x4 (PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad1.gpmc_ad1 */
  67. 0x8 (PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad2.gpmc_ad2 */
  68. 0xc (PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad3.gpmc_ad3 */
  69. 0x10 (PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad4.gpmc_ad4 */
  70. 0x14 (PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad5.gpmc_ad5 */
  71. 0x18 (PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad6.gpmc_ad6 */
  72. 0x1c (PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad7.gpmc_ad7 */
  73. 0x70 (PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_wait0.gpmc_wait0 */
  74. 0x74 (PIN_INPUT_PULLUP | MUX_MODE7) /* gpmc_wpn.gpio0_30 */
  75. 0x7c (PIN_OUTPUT | MUX_MODE0) /* gpmc_csn0.gpmc_csn0 */
  76. 0x90 (PIN_OUTPUT | MUX_MODE0) /* gpmc_advn_ale.gpmc_advn_ale */
  77. 0x94 (PIN_OUTPUT | MUX_MODE0) /* gpmc_oen_ren.gpmc_oen_ren */
  78. 0x98 (PIN_OUTPUT | MUX_MODE0) /* gpmc_wen.gpmc_wen */
  79. 0x9c (PIN_OUTPUT | MUX_MODE0) /* gpmc_be0n_cle.gpmc_be0n_cle */
  80. >;
  81. };
  82. ecap0_pins: backlight_pins {
  83. pinctrl-single,pins = <
  84. 0x164 0x0 /* eCAP0_in_PWM0_out.eCAP0_in_PWM0_out MODE0 */
  85. >;
  86. };
  87. cpsw_default: cpsw_default {
  88. pinctrl-single,pins = <
  89. /* Slave 1 */
  90. 0x114 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txen.rgmii1_tctl */
  91. 0x118 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxdv.rgmii1_rctl */
  92. 0x11c (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txd3.rgmii1_td3 */
  93. 0x120 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txd2.rgmii1_td2 */
  94. 0x124 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txd1.rgmii1_td1 */
  95. 0x128 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txd0.rgmii1_td0 */
  96. 0x12c (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txclk.rgmii1_tclk */
  97. 0x130 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxclk.rgmii1_rclk */
  98. 0x134 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxd3.rgmii1_rd3 */
  99. 0x138 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxd2.rgmii1_rd2 */
  100. 0x13c (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxd1.rgmii1_rd1 */
  101. 0x140 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxd0.rgmii1_rd0 */
  102. >;
  103. };
  104. cpsw_sleep: cpsw_sleep {
  105. pinctrl-single,pins = <
  106. /* Slave 1 reset value */
  107. 0x114 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  108. 0x118 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  109. 0x11c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  110. 0x120 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  111. 0x124 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  112. 0x128 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  113. 0x12c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  114. 0x130 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  115. 0x134 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  116. 0x138 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  117. 0x13c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  118. 0x140 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  119. >;
  120. };
  121. davinci_mdio_default: davinci_mdio_default {
  122. pinctrl-single,pins = <
  123. /* MDIO */
  124. 0x148 (PIN_INPUT_PULLUP | SLEWCTRL_FAST | MUX_MODE0) /* mdio_data.mdio_data */
  125. 0x14c (PIN_OUTPUT_PULLUP | MUX_MODE0) /* mdio_clk.mdio_clk */
  126. >;
  127. };
  128. davinci_mdio_sleep: davinci_mdio_sleep {
  129. pinctrl-single,pins = <
  130. /* MDIO reset value */
  131. 0x148 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  132. 0x14c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  133. >;
  134. };
  135. };
  136. ocp {
  137. uart0: serial@44e09000 {
  138. pinctrl-names = "default";
  139. pinctrl-0 = <&uart0_pins>;
  140. status = "okay";
  141. };
  142. i2c0: i2c@44e0b000 {
  143. pinctrl-names = "default";
  144. pinctrl-0 = <&i2c0_pins>;
  145. status = "okay";
  146. clock-frequency = <400000>;
  147. tps: tps@2d {
  148. reg = <0x2d>;
  149. };
  150. };
  151. i2c1: i2c@4802a000 {
  152. pinctrl-names = "default";
  153. pinctrl-0 = <&i2c1_pins>;
  154. status = "okay";
  155. clock-frequency = <100000>;
  156. lis331dlh: lis331dlh@18 {
  157. compatible = "st,lis331dlh", "st,lis3lv02d";
  158. reg = <0x18>;
  159. Vdd-supply = <&lis3_reg>;
  160. Vdd_IO-supply = <&lis3_reg>;
  161. st,click-single-x;
  162. st,click-single-y;
  163. st,click-single-z;
  164. st,click-thresh-x = <10>;
  165. st,click-thresh-y = <10>;
  166. st,click-thresh-z = <10>;
  167. st,irq1-click;
  168. st,irq2-click;
  169. st,wakeup-x-lo;
  170. st,wakeup-x-hi;
  171. st,wakeup-y-lo;
  172. st,wakeup-y-hi;
  173. st,wakeup-z-lo;
  174. st,wakeup-z-hi;
  175. st,min-limit-x = <120>;
  176. st,min-limit-y = <120>;
  177. st,min-limit-z = <140>;
  178. st,max-limit-x = <550>;
  179. st,max-limit-y = <550>;
  180. st,max-limit-z = <750>;
  181. };
  182. tsl2550: tsl2550@39 {
  183. compatible = "taos,tsl2550";
  184. reg = <0x39>;
  185. };
  186. tmp275: tmp275@48 {
  187. compatible = "ti,tmp275";
  188. reg = <0x48>;
  189. };
  190. };
  191. elm: elm@48080000 {
  192. status = "okay";
  193. };
  194. epwmss0: epwmss@48300000 {
  195. status = "okay";
  196. ecap0: ecap@48300100 {
  197. status = "okay";
  198. pinctrl-names = "default";
  199. pinctrl-0 = <&ecap0_pins>;
  200. };
  201. };
  202. gpmc: gpmc@50000000 {
  203. status = "okay";
  204. pinctrl-names = "default";
  205. pinctrl-0 = <&nandflash_pins_s0>;
  206. ranges = <0 0 0x08000000 0x10000000>; /* CS0: NAND */
  207. nand@0,0 {
  208. reg = <0 0 0>; /* CS0, offset 0 */
  209. nand-bus-width = <8>;
  210. ti,nand-ecc-opt = "bch8";
  211. gpmc,device-nand = "true";
  212. gpmc,device-width = <1>;
  213. gpmc,sync-clk-ps = <0>;
  214. gpmc,cs-on-ns = <0>;
  215. gpmc,cs-rd-off-ns = <44>;
  216. gpmc,cs-wr-off-ns = <44>;
  217. gpmc,adv-on-ns = <6>;
  218. gpmc,adv-rd-off-ns = <34>;
  219. gpmc,adv-wr-off-ns = <44>;
  220. gpmc,we-on-ns = <0>;
  221. gpmc,we-off-ns = <40>;
  222. gpmc,oe-on-ns = <0>;
  223. gpmc,oe-off-ns = <54>;
  224. gpmc,access-ns = <64>;
  225. gpmc,rd-cycle-ns = <82>;
  226. gpmc,wr-cycle-ns = <82>;
  227. gpmc,wait-on-read = "true";
  228. gpmc,wait-on-write = "true";
  229. gpmc,bus-turnaround-ns = <0>;
  230. gpmc,cycle2cycle-delay-ns = <0>;
  231. gpmc,clk-activation-ns = <0>;
  232. gpmc,wait-monitoring-ns = <0>;
  233. gpmc,wr-access-ns = <40>;
  234. gpmc,wr-data-mux-bus-ns = <0>;
  235. #address-cells = <1>;
  236. #size-cells = <1>;
  237. elm_id = <&elm>;
  238. /* MTD partition table */
  239. partition@0 {
  240. label = "SPL1";
  241. reg = <0x00000000 0x000020000>;
  242. };
  243. partition@1 {
  244. label = "SPL2";
  245. reg = <0x00020000 0x00020000>;
  246. };
  247. partition@2 {
  248. label = "SPL3";
  249. reg = <0x00040000 0x00020000>;
  250. };
  251. partition@3 {
  252. label = "SPL4";
  253. reg = <0x00060000 0x00020000>;
  254. };
  255. partition@4 {
  256. label = "U-boot";
  257. reg = <0x00080000 0x001e0000>;
  258. };
  259. partition@5 {
  260. label = "environment";
  261. reg = <0x00260000 0x00020000>;
  262. };
  263. partition@6 {
  264. label = "Kernel";
  265. reg = <0x00280000 0x00500000>;
  266. };
  267. partition@7 {
  268. label = "File-System";
  269. reg = <0x00780000 0x0F880000>;
  270. };
  271. };
  272. };
  273. };
  274. vbat: fixedregulator@0 {
  275. compatible = "regulator-fixed";
  276. regulator-name = "vbat";
  277. regulator-min-microvolt = <5000000>;
  278. regulator-max-microvolt = <5000000>;
  279. regulator-boot-on;
  280. };
  281. lis3_reg: fixedregulator@1 {
  282. compatible = "regulator-fixed";
  283. regulator-name = "lis3_reg";
  284. regulator-boot-on;
  285. };
  286. matrix_keypad: matrix_keypad@0 {
  287. compatible = "gpio-matrix-keypad";
  288. debounce-delay-ms = <5>;
  289. col-scan-delay-us = <2>;
  290. row-gpios = <&gpio1 25 GPIO_ACTIVE_HIGH /* Bank1, pin25 */
  291. &gpio1 26 GPIO_ACTIVE_HIGH /* Bank1, pin26 */
  292. &gpio1 27 GPIO_ACTIVE_HIGH>; /* Bank1, pin27 */
  293. col-gpios = <&gpio1 21 GPIO_ACTIVE_HIGH /* Bank1, pin21 */
  294. &gpio1 22 GPIO_ACTIVE_HIGH>; /* Bank1, pin22 */
  295. linux,keymap = <0x0000008b /* MENU */
  296. 0x0100009e /* BACK */
  297. 0x02000069 /* LEFT */
  298. 0x0001006a /* RIGHT */
  299. 0x0101001c /* ENTER */
  300. 0x0201006c>; /* DOWN */
  301. };
  302. gpio_keys: volume_keys@0 {
  303. compatible = "gpio-keys";
  304. #address-cells = <1>;
  305. #size-cells = <0>;
  306. autorepeat;
  307. switch@9 {
  308. label = "volume-up";
  309. linux,code = <115>;
  310. gpios = <&gpio0 2 GPIO_ACTIVE_LOW>;
  311. gpio-key,wakeup;
  312. };
  313. switch@10 {
  314. label = "volume-down";
  315. linux,code = <114>;
  316. gpios = <&gpio0 3 GPIO_ACTIVE_LOW>;
  317. gpio-key,wakeup;
  318. };
  319. };
  320. backlight {
  321. compatible = "pwm-backlight";
  322. pwms = <&ecap0 0 50000 0>;
  323. brightness-levels = <0 51 53 56 62 75 101 152 255>;
  324. default-brightness-level = <8>;
  325. };
  326. };
  327. #include "tps65910.dtsi"
  328. &tps {
  329. vcc1-supply = <&vbat>;
  330. vcc2-supply = <&vbat>;
  331. vcc3-supply = <&vbat>;
  332. vcc4-supply = <&vbat>;
  333. vcc5-supply = <&vbat>;
  334. vcc6-supply = <&vbat>;
  335. vcc7-supply = <&vbat>;
  336. vccio-supply = <&vbat>;
  337. regulators {
  338. vrtc_reg: regulator@0 {
  339. regulator-always-on;
  340. };
  341. vio_reg: regulator@1 {
  342. regulator-always-on;
  343. };
  344. vdd1_reg: regulator@2 {
  345. /* VDD_MPU voltage limits 0.95V - 1.26V with +/-4% tolerance */
  346. regulator-name = "vdd_mpu";
  347. regulator-min-microvolt = <912500>;
  348. regulator-max-microvolt = <1312500>;
  349. regulator-boot-on;
  350. regulator-always-on;
  351. };
  352. vdd2_reg: regulator@3 {
  353. /* VDD_CORE voltage limits 0.95V - 1.1V with +/-4% tolerance */
  354. regulator-name = "vdd_core";
  355. regulator-min-microvolt = <912500>;
  356. regulator-max-microvolt = <1150000>;
  357. regulator-boot-on;
  358. regulator-always-on;
  359. };
  360. vdd3_reg: regulator@4 {
  361. regulator-always-on;
  362. };
  363. vdig1_reg: regulator@5 {
  364. regulator-always-on;
  365. };
  366. vdig2_reg: regulator@6 {
  367. regulator-always-on;
  368. };
  369. vpll_reg: regulator@7 {
  370. regulator-always-on;
  371. };
  372. vdac_reg: regulator@8 {
  373. regulator-always-on;
  374. };
  375. vaux1_reg: regulator@9 {
  376. regulator-always-on;
  377. };
  378. vaux2_reg: regulator@10 {
  379. regulator-always-on;
  380. };
  381. vaux33_reg: regulator@11 {
  382. regulator-always-on;
  383. };
  384. vmmc_reg: regulator@12 {
  385. regulator-always-on;
  386. };
  387. };
  388. };
  389. &mac {
  390. pinctrl-names = "default", "sleep";
  391. pinctrl-0 = <&cpsw_default>;
  392. pinctrl-1 = <&cpsw_sleep>;
  393. };
  394. &davinci_mdio {
  395. pinctrl-names = "default", "sleep";
  396. pinctrl-0 = <&davinci_mdio_default>;
  397. pinctrl-1 = <&davinci_mdio_sleep>;
  398. };
  399. &cpsw_emac0 {
  400. phy_id = <&davinci_mdio>, <0>;
  401. phy-mode = "rgmii-txid";
  402. };
  403. &cpsw_emac1 {
  404. phy_id = <&davinci_mdio>, <1>;
  405. phy-mode = "rgmii-txid";
  406. };
  407. &tscadc {
  408. status = "okay";
  409. tsc {
  410. ti,wires = <4>;
  411. ti,x-plate-resistance = <200>;
  412. ti,coordiante-readouts = <5>;
  413. ti,wire-config = <0x00 0x11 0x22 0x33>;
  414. };
  415. adc {
  416. ti,adc-channels = <4 5 6 7>;
  417. };
  418. };