am335x-bone.dts 5.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236
  1. /*
  2. * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. */
  8. /dts-v1/;
  9. #include "am33xx.dtsi"
  10. / {
  11. model = "TI AM335x BeagleBone";
  12. compatible = "ti,am335x-bone", "ti,am33xx";
  13. cpus {
  14. cpu@0 {
  15. cpu0-supply = <&dcdc2_reg>;
  16. };
  17. };
  18. memory {
  19. device_type = "memory";
  20. reg = <0x80000000 0x10000000>; /* 256 MB */
  21. };
  22. am33xx_pinmux: pinmux@44e10800 {
  23. pinctrl-names = "default";
  24. pinctrl-0 = <&clkout2_pin>;
  25. user_leds_s0: user_leds_s0 {
  26. pinctrl-single,pins = <
  27. 0x54 (PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_a5.gpio1_21 */
  28. 0x58 (PIN_OUTPUT_PULLUP | MUX_MODE7) /* gpmc_a6.gpio1_22 */
  29. 0x5c (PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_a7.gpio1_23 */
  30. 0x60 (PIN_OUTPUT_PULLUP | MUX_MODE7) /* gpmc_a8.gpio1_24 */
  31. >;
  32. };
  33. i2c0_pins: pinmux_i2c0_pins {
  34. pinctrl-single,pins = <
  35. 0x188 (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_sda.i2c0_sda */
  36. 0x18c (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_scl.i2c0_scl */
  37. >;
  38. };
  39. uart0_pins: pinmux_uart0_pins {
  40. pinctrl-single,pins = <
  41. 0x170 (PIN_INPUT_PULLUP | MUX_MODE0) /* uart0_rxd.uart0_rxd */
  42. 0x174 (PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* uart0_txd.uart0_txd */
  43. >;
  44. };
  45. clkout2_pin: pinmux_clkout2_pin {
  46. pinctrl-single,pins = <
  47. 0x1b4 (PIN_OUTPUT_PULLDOWN | MUX_MODE3) /* xdma_event_intr1.clkout2 */
  48. >;
  49. };
  50. cpsw_default: cpsw_default {
  51. pinctrl-single,pins = <
  52. /* Slave 1 */
  53. 0x110 (PIN_INPUT_PULLUP | MUX_MODE0) /* mii1_rxerr.mii1_rxerr */
  54. 0x114 (PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* mii1_txen.mii1_txen */
  55. 0x118 (PIN_INPUT_PULLUP | MUX_MODE0) /* mii1_rxdv.mii1_rxdv */
  56. 0x11c (PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* mii1_txd3.mii1_txd3 */
  57. 0x120 (PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* mii1_txd2.mii1_txd2 */
  58. 0x124 (PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* mii1_txd1.mii1_txd1 */
  59. 0x128 (PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* mii1_txd0.mii1_txd0 */
  60. 0x12c (PIN_INPUT_PULLUP | MUX_MODE0) /* mii1_txclk.mii1_txclk */
  61. 0x130 (PIN_INPUT_PULLUP | MUX_MODE0) /* mii1_rxclk.mii1_rxclk */
  62. 0x134 (PIN_INPUT_PULLUP | MUX_MODE0) /* mii1_rxd3.mii1_rxd3 */
  63. 0x138 (PIN_INPUT_PULLUP | MUX_MODE0) /* mii1_rxd2.mii1_rxd2 */
  64. 0x13c (PIN_INPUT_PULLUP | MUX_MODE0) /* mii1_rxd1.mii1_rxd1 */
  65. 0x140 (PIN_INPUT_PULLUP | MUX_MODE0) /* mii1_rxd0.mii1_rxd0 */
  66. >;
  67. };
  68. cpsw_sleep: cpsw_sleep {
  69. pinctrl-single,pins = <
  70. /* Slave 1 reset value */
  71. 0x110 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  72. 0x114 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  73. 0x118 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  74. 0x11c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  75. 0x120 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  76. 0x124 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  77. 0x128 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  78. 0x12c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  79. 0x130 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  80. 0x134 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  81. 0x138 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  82. 0x13c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  83. 0x140 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  84. >;
  85. };
  86. davinci_mdio_default: davinci_mdio_default {
  87. pinctrl-single,pins = <
  88. /* MDIO */
  89. 0x148 (PIN_INPUT_PULLUP | SLEWCTRL_FAST | MUX_MODE0) /* mdio_data.mdio_data */
  90. 0x14c (PIN_OUTPUT_PULLUP | MUX_MODE0) /* mdio_clk.mdio_clk */
  91. >;
  92. };
  93. davinci_mdio_sleep: davinci_mdio_sleep {
  94. pinctrl-single,pins = <
  95. /* MDIO reset value */
  96. 0x148 (PIN_INPUT_PULLDOWN | MUX_MODE7)
  97. 0x14c (PIN_INPUT_PULLDOWN | MUX_MODE7)
  98. >;
  99. };
  100. };
  101. ocp {
  102. uart0: serial@44e09000 {
  103. pinctrl-names = "default";
  104. pinctrl-0 = <&uart0_pins>;
  105. status = "okay";
  106. };
  107. i2c0: i2c@44e0b000 {
  108. pinctrl-names = "default";
  109. pinctrl-0 = <&i2c0_pins>;
  110. status = "okay";
  111. clock-frequency = <400000>;
  112. tps: tps@24 {
  113. reg = <0x24>;
  114. };
  115. };
  116. };
  117. leds {
  118. pinctrl-names = "default";
  119. pinctrl-0 = <&user_leds_s0>;
  120. compatible = "gpio-leds";
  121. led@2 {
  122. label = "beaglebone:green:heartbeat";
  123. gpios = <&gpio1 21 GPIO_ACTIVE_HIGH>;
  124. linux,default-trigger = "heartbeat";
  125. default-state = "off";
  126. };
  127. led@3 {
  128. label = "beaglebone:green:mmc0";
  129. gpios = <&gpio1 22 GPIO_ACTIVE_HIGH>;
  130. linux,default-trigger = "mmc0";
  131. default-state = "off";
  132. };
  133. led@4 {
  134. label = "beaglebone:green:usr2";
  135. gpios = <&gpio1 23 GPIO_ACTIVE_HIGH>;
  136. default-state = "off";
  137. };
  138. led@5 {
  139. label = "beaglebone:green:usr3";
  140. gpios = <&gpio1 24 GPIO_ACTIVE_HIGH>;
  141. default-state = "off";
  142. };
  143. };
  144. };
  145. /include/ "tps65217.dtsi"
  146. &tps {
  147. regulators {
  148. dcdc1_reg: regulator@0 {
  149. regulator-always-on;
  150. };
  151. dcdc2_reg: regulator@1 {
  152. /* VDD_MPU voltage limits 0.95V - 1.26V with +/-4% tolerance */
  153. regulator-name = "vdd_mpu";
  154. regulator-min-microvolt = <925000>;
  155. regulator-max-microvolt = <1325000>;
  156. regulator-boot-on;
  157. regulator-always-on;
  158. };
  159. dcdc3_reg: regulator@2 {
  160. /* VDD_CORE voltage limits 0.95V - 1.1V with +/-4% tolerance */
  161. regulator-name = "vdd_core";
  162. regulator-min-microvolt = <925000>;
  163. regulator-max-microvolt = <1150000>;
  164. regulator-boot-on;
  165. regulator-always-on;
  166. };
  167. ldo1_reg: regulator@3 {
  168. regulator-always-on;
  169. };
  170. ldo2_reg: regulator@4 {
  171. regulator-always-on;
  172. };
  173. ldo3_reg: regulator@5 {
  174. regulator-always-on;
  175. };
  176. ldo4_reg: regulator@6 {
  177. regulator-always-on;
  178. };
  179. };
  180. };
  181. &cpsw_emac0 {
  182. phy_id = <&davinci_mdio>, <0>;
  183. phy-mode = "mii";
  184. };
  185. &cpsw_emac1 {
  186. phy_id = <&davinci_mdio>, <1>;
  187. phy-mode = "mii";
  188. };
  189. &mac {
  190. pinctrl-names = "default", "sleep";
  191. pinctrl-0 = <&cpsw_default>;
  192. pinctrl-1 = <&cpsw_sleep>;
  193. };
  194. &davinci_mdio {
  195. pinctrl-names = "default", "sleep";
  196. pinctrl-0 = <&davinci_mdio_default>;
  197. pinctrl-1 = <&davinci_mdio_sleep>;
  198. };