nsimosci.dts 1.5 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677
  1. /*
  2. * Copyright (C) 2013 Synopsys, Inc. (www.synopsys.com)
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. */
  8. /dts-v1/;
  9. /include/ "skeleton.dtsi"
  10. / {
  11. compatible = "snps,nsimosci";
  12. clock-frequency = <80000000>; /* 80 MHZ */
  13. #address-cells = <1>;
  14. #size-cells = <1>;
  15. interrupt-parent = <&intc>;
  16. chosen {
  17. bootargs = "console=tty0 consoleblank=0";
  18. };
  19. aliases {
  20. serial0 = &uart0;
  21. };
  22. memory {
  23. device_type = "memory";
  24. reg = <0x80000000 0x10000000>; /* 256M */
  25. };
  26. fpga {
  27. compatible = "simple-bus";
  28. #address-cells = <1>;
  29. #size-cells = <1>;
  30. /* child and parent address space 1:1 mapped */
  31. ranges;
  32. intc: interrupt-controller {
  33. compatible = "snps,arc700-intc";
  34. interrupt-controller;
  35. #interrupt-cells = <1>;
  36. };
  37. uart0: serial@c0000000 {
  38. compatible = "snps,dw-apb-uart";
  39. reg = <0xc0000000 0x2000>;
  40. interrupts = <11>;
  41. #clock-frequency = <80000000>;
  42. clock-frequency = <3686400>;
  43. baud = <115200>;
  44. reg-shift = <2>;
  45. reg-io-width = <4>;
  46. status = "okay";
  47. };
  48. pgu0: pgu@c9000000 {
  49. compatible = "snps,arcpgufb";
  50. reg = <0xc9000000 0x400>;
  51. };
  52. ps2: ps2@c9001000 {
  53. compatible = "snps,arc_ps2";
  54. reg = <0xc9000400 0x14>;
  55. interrupts = <13>;
  56. interrupt-names = "arc_ps2_irq";
  57. };
  58. eth0: ethernet@c0003000 {
  59. compatible = "snps,oscilan";
  60. reg = <0xc0003000 0x44>;
  61. interrupts = <7>, <8>;
  62. interrupt-names = "rx", "tx";
  63. };
  64. };
  65. };