prm44xx.h 49 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761
  1. /*
  2. * OMAP44xx PRM instance offset macros
  3. *
  4. * Copyright (C) 2009-2010 Texas Instruments, Inc.
  5. * Copyright (C) 2009-2010 Nokia Corporation
  6. *
  7. * Paul Walmsley (paul@pwsan.com)
  8. * Rajendra Nayak (rnayak@ti.com)
  9. * Benoit Cousson (b-cousson@ti.com)
  10. *
  11. * This file is automatically generated from the OMAP hardware databases.
  12. * We respectfully ask that any modifications to this file be coordinated
  13. * with the public linux-omap@vger.kernel.org mailing list and the
  14. * authors above to ensure that the autogeneration scripts are kept
  15. * up-to-date with the file contents.
  16. *
  17. * This program is free software; you can redistribute it and/or modify
  18. * it under the terms of the GNU General Public License version 2 as
  19. * published by the Free Software Foundation.
  20. *
  21. * XXX This file needs to be updated to align on one of "OMAP4", "OMAP44XX",
  22. * or "OMAP4430".
  23. */
  24. #ifndef __ARCH_ARM_MACH_OMAP2_PRM44XX_H
  25. #define __ARCH_ARM_MACH_OMAP2_PRM44XX_H
  26. #include "prcm-common.h"
  27. #include "prm.h"
  28. #define OMAP4430_PRM_BASE 0x4a306000
  29. #define OMAP44XX_PRM_REGADDR(inst, reg) \
  30. OMAP2_L4_IO_ADDRESS(OMAP4430_PRM_BASE + (inst) + (reg))
  31. /* PRM instances */
  32. #define OMAP4430_PRM_OCP_SOCKET_INST 0x0000
  33. #define OMAP4430_PRM_CKGEN_INST 0x0100
  34. #define OMAP4430_PRM_MPU_INST 0x0300
  35. #define OMAP4430_PRM_TESLA_INST 0x0400
  36. #define OMAP4430_PRM_ABE_INST 0x0500
  37. #define OMAP4430_PRM_ALWAYS_ON_INST 0x0600
  38. #define OMAP4430_PRM_CORE_INST 0x0700
  39. #define OMAP4430_PRM_IVAHD_INST 0x0f00
  40. #define OMAP4430_PRM_CAM_INST 0x1000
  41. #define OMAP4430_PRM_DSS_INST 0x1100
  42. #define OMAP4430_PRM_GFX_INST 0x1200
  43. #define OMAP4430_PRM_L3INIT_INST 0x1300
  44. #define OMAP4430_PRM_L4PER_INST 0x1400
  45. #define OMAP4430_PRM_CEFUSE_INST 0x1600
  46. #define OMAP4430_PRM_WKUP_INST 0x1700
  47. #define OMAP4430_PRM_WKUP_CM_INST 0x1800
  48. #define OMAP4430_PRM_EMU_INST 0x1900
  49. #define OMAP4430_PRM_EMU_CM_INST 0x1a00
  50. #define OMAP4430_PRM_DEVICE_INST 0x1b00
  51. #define OMAP4430_PRM_INSTR_INST 0x1f00
  52. /* OMAP4 specific register offsets */
  53. #define OMAP4_RM_RSTCTRL 0x0000
  54. #define OMAP4_RM_RSTTIME 0x0004
  55. #define OMAP4_RM_RSTST 0x0008
  56. #define OMAP4_PM_PWSTCTRL 0x0000
  57. #define OMAP4_PM_PWSTST 0x0004
  58. /* PRM */
  59. /* PRM.OCP_SOCKET_PRM register offsets */
  60. #define OMAP4_REVISION_PRM_OFFSET 0x0000
  61. #define OMAP4430_REVISION_PRM OMAP44XX_PRM_REGADDR(OMAP4430_PRM_OCP_SOCKET_INST, 0x0000)
  62. #define OMAP4_PRM_IRQSTATUS_MPU_OFFSET 0x0010
  63. #define OMAP4430_PRM_IRQSTATUS_MPU OMAP44XX_PRM_REGADDR(OMAP4430_PRM_OCP_SOCKET_INST, 0x0010)
  64. #define OMAP4_PRM_IRQSTATUS_MPU_2_OFFSET 0x0014
  65. #define OMAP4430_PRM_IRQSTATUS_MPU_2 OMAP44XX_PRM_REGADDR(OMAP4430_PRM_OCP_SOCKET_INST, 0x0014)
  66. #define OMAP4_PRM_IRQENABLE_MPU_OFFSET 0x0018
  67. #define OMAP4430_PRM_IRQENABLE_MPU OMAP44XX_PRM_REGADDR(OMAP4430_PRM_OCP_SOCKET_INST, 0x0018)
  68. #define OMAP4_PRM_IRQENABLE_MPU_2_OFFSET 0x001c
  69. #define OMAP4430_PRM_IRQENABLE_MPU_2 OMAP44XX_PRM_REGADDR(OMAP4430_PRM_OCP_SOCKET_INST, 0x001c)
  70. #define OMAP4_PRM_IRQSTATUS_DUCATI_OFFSET 0x0020
  71. #define OMAP4430_PRM_IRQSTATUS_DUCATI OMAP44XX_PRM_REGADDR(OMAP4430_PRM_OCP_SOCKET_INST, 0x0020)
  72. #define OMAP4_PRM_IRQENABLE_DUCATI_OFFSET 0x0028
  73. #define OMAP4430_PRM_IRQENABLE_DUCATI OMAP44XX_PRM_REGADDR(OMAP4430_PRM_OCP_SOCKET_INST, 0x0028)
  74. #define OMAP4_PRM_IRQSTATUS_TESLA_OFFSET 0x0030
  75. #define OMAP4430_PRM_IRQSTATUS_TESLA OMAP44XX_PRM_REGADDR(OMAP4430_PRM_OCP_SOCKET_INST, 0x0030)
  76. #define OMAP4_PRM_IRQENABLE_TESLA_OFFSET 0x0038
  77. #define OMAP4430_PRM_IRQENABLE_TESLA OMAP44XX_PRM_REGADDR(OMAP4430_PRM_OCP_SOCKET_INST, 0x0038)
  78. #define OMAP4_CM_PRM_PROFILING_CLKCTRL_OFFSET 0x0040
  79. #define OMAP4430_CM_PRM_PROFILING_CLKCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_OCP_SOCKET_INST, 0x0040)
  80. /* PRM.CKGEN_PRM register offsets */
  81. #define OMAP4_CM_ABE_DSS_SYS_CLKSEL_OFFSET 0x0000
  82. #define OMAP4430_CM_ABE_DSS_SYS_CLKSEL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CKGEN_INST, 0x0000)
  83. #define OMAP4_CM_L4_WKUP_CLKSEL_OFFSET 0x0008
  84. #define OMAP4430_CM_L4_WKUP_CLKSEL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CKGEN_INST, 0x0008)
  85. #define OMAP4_CM_ABE_PLL_REF_CLKSEL_OFFSET 0x000c
  86. #define OMAP4430_CM_ABE_PLL_REF_CLKSEL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CKGEN_INST, 0x000c)
  87. #define OMAP4_CM_SYS_CLKSEL_OFFSET 0x0010
  88. #define OMAP4430_CM_SYS_CLKSEL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CKGEN_INST, 0x0010)
  89. /* PRM.MPU_PRM register offsets */
  90. #define OMAP4_PM_MPU_PWRSTCTRL_OFFSET 0x0000
  91. #define OMAP4430_PM_MPU_PWRSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_MPU_INST, 0x0000)
  92. #define OMAP4_PM_MPU_PWRSTST_OFFSET 0x0004
  93. #define OMAP4430_PM_MPU_PWRSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_MPU_INST, 0x0004)
  94. #define OMAP4_RM_MPU_RSTST_OFFSET 0x0014
  95. #define OMAP4430_RM_MPU_RSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_MPU_INST, 0x0014)
  96. #define OMAP4_RM_MPU_MPU_CONTEXT_OFFSET 0x0024
  97. #define OMAP4430_RM_MPU_MPU_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_MPU_INST, 0x0024)
  98. /* PRM.TESLA_PRM register offsets */
  99. #define OMAP4_PM_TESLA_PWRSTCTRL_OFFSET 0x0000
  100. #define OMAP4430_PM_TESLA_PWRSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_TESLA_INST, 0x0000)
  101. #define OMAP4_PM_TESLA_PWRSTST_OFFSET 0x0004
  102. #define OMAP4430_PM_TESLA_PWRSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_TESLA_INST, 0x0004)
  103. #define OMAP4_RM_TESLA_RSTCTRL_OFFSET 0x0010
  104. #define OMAP4430_RM_TESLA_RSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_TESLA_INST, 0x0010)
  105. #define OMAP4_RM_TESLA_RSTST_OFFSET 0x0014
  106. #define OMAP4430_RM_TESLA_RSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_TESLA_INST, 0x0014)
  107. #define OMAP4_RM_TESLA_TESLA_CONTEXT_OFFSET 0x0024
  108. #define OMAP4430_RM_TESLA_TESLA_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_TESLA_INST, 0x0024)
  109. /* PRM.ABE_PRM register offsets */
  110. #define OMAP4_PM_ABE_PWRSTCTRL_OFFSET 0x0000
  111. #define OMAP4430_PM_ABE_PWRSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0000)
  112. #define OMAP4_PM_ABE_PWRSTST_OFFSET 0x0004
  113. #define OMAP4430_PM_ABE_PWRSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0004)
  114. #define OMAP4_RM_ABE_AESS_CONTEXT_OFFSET 0x002c
  115. #define OMAP4430_RM_ABE_AESS_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x002c)
  116. #define OMAP4_PM_ABE_PDM_WKDEP_OFFSET 0x0030
  117. #define OMAP4430_PM_ABE_PDM_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0030)
  118. #define OMAP4_RM_ABE_PDM_CONTEXT_OFFSET 0x0034
  119. #define OMAP4430_RM_ABE_PDM_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0034)
  120. #define OMAP4_PM_ABE_DMIC_WKDEP_OFFSET 0x0038
  121. #define OMAP4430_PM_ABE_DMIC_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0038)
  122. #define OMAP4_RM_ABE_DMIC_CONTEXT_OFFSET 0x003c
  123. #define OMAP4430_RM_ABE_DMIC_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x003c)
  124. #define OMAP4_PM_ABE_MCASP_WKDEP_OFFSET 0x0040
  125. #define OMAP4430_PM_ABE_MCASP_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0040)
  126. #define OMAP4_RM_ABE_MCASP_CONTEXT_OFFSET 0x0044
  127. #define OMAP4430_RM_ABE_MCASP_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0044)
  128. #define OMAP4_PM_ABE_MCBSP1_WKDEP_OFFSET 0x0048
  129. #define OMAP4430_PM_ABE_MCBSP1_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0048)
  130. #define OMAP4_RM_ABE_MCBSP1_CONTEXT_OFFSET 0x004c
  131. #define OMAP4430_RM_ABE_MCBSP1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x004c)
  132. #define OMAP4_PM_ABE_MCBSP2_WKDEP_OFFSET 0x0050
  133. #define OMAP4430_PM_ABE_MCBSP2_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0050)
  134. #define OMAP4_RM_ABE_MCBSP2_CONTEXT_OFFSET 0x0054
  135. #define OMAP4430_RM_ABE_MCBSP2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0054)
  136. #define OMAP4_PM_ABE_MCBSP3_WKDEP_OFFSET 0x0058
  137. #define OMAP4430_PM_ABE_MCBSP3_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0058)
  138. #define OMAP4_RM_ABE_MCBSP3_CONTEXT_OFFSET 0x005c
  139. #define OMAP4430_RM_ABE_MCBSP3_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x005c)
  140. #define OMAP4_PM_ABE_SLIMBUS_WKDEP_OFFSET 0x0060
  141. #define OMAP4430_PM_ABE_SLIMBUS_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0060)
  142. #define OMAP4_RM_ABE_SLIMBUS_CONTEXT_OFFSET 0x0064
  143. #define OMAP4430_RM_ABE_SLIMBUS_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0064)
  144. #define OMAP4_PM_ABE_TIMER5_WKDEP_OFFSET 0x0068
  145. #define OMAP4430_PM_ABE_TIMER5_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0068)
  146. #define OMAP4_RM_ABE_TIMER5_CONTEXT_OFFSET 0x006c
  147. #define OMAP4430_RM_ABE_TIMER5_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x006c)
  148. #define OMAP4_PM_ABE_TIMER6_WKDEP_OFFSET 0x0070
  149. #define OMAP4430_PM_ABE_TIMER6_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0070)
  150. #define OMAP4_RM_ABE_TIMER6_CONTEXT_OFFSET 0x0074
  151. #define OMAP4430_RM_ABE_TIMER6_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0074)
  152. #define OMAP4_PM_ABE_TIMER7_WKDEP_OFFSET 0x0078
  153. #define OMAP4430_PM_ABE_TIMER7_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0078)
  154. #define OMAP4_RM_ABE_TIMER7_CONTEXT_OFFSET 0x007c
  155. #define OMAP4430_RM_ABE_TIMER7_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x007c)
  156. #define OMAP4_PM_ABE_TIMER8_WKDEP_OFFSET 0x0080
  157. #define OMAP4430_PM_ABE_TIMER8_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0080)
  158. #define OMAP4_RM_ABE_TIMER8_CONTEXT_OFFSET 0x0084
  159. #define OMAP4430_RM_ABE_TIMER8_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0084)
  160. #define OMAP4_PM_ABE_WDT3_WKDEP_OFFSET 0x0088
  161. #define OMAP4430_PM_ABE_WDT3_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0088)
  162. #define OMAP4_RM_ABE_WDT3_CONTEXT_OFFSET 0x008c
  163. #define OMAP4430_RM_ABE_WDT3_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x008c)
  164. /* PRM.ALWAYS_ON_PRM register offsets */
  165. #define OMAP4_RM_ALWON_MDMINTC_CONTEXT_OFFSET 0x0024
  166. #define OMAP4430_RM_ALWON_MDMINTC_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ALWAYS_ON_INST, 0x0024)
  167. #define OMAP4_PM_ALWON_SR_MPU_WKDEP_OFFSET 0x0028
  168. #define OMAP4430_PM_ALWON_SR_MPU_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ALWAYS_ON_INST, 0x0028)
  169. #define OMAP4_RM_ALWON_SR_MPU_CONTEXT_OFFSET 0x002c
  170. #define OMAP4430_RM_ALWON_SR_MPU_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ALWAYS_ON_INST, 0x002c)
  171. #define OMAP4_PM_ALWON_SR_IVA_WKDEP_OFFSET 0x0030
  172. #define OMAP4430_PM_ALWON_SR_IVA_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ALWAYS_ON_INST, 0x0030)
  173. #define OMAP4_RM_ALWON_SR_IVA_CONTEXT_OFFSET 0x0034
  174. #define OMAP4430_RM_ALWON_SR_IVA_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ALWAYS_ON_INST, 0x0034)
  175. #define OMAP4_PM_ALWON_SR_CORE_WKDEP_OFFSET 0x0038
  176. #define OMAP4430_PM_ALWON_SR_CORE_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ALWAYS_ON_INST, 0x0038)
  177. #define OMAP4_RM_ALWON_SR_CORE_CONTEXT_OFFSET 0x003c
  178. #define OMAP4430_RM_ALWON_SR_CORE_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ALWAYS_ON_INST, 0x003c)
  179. /* PRM.CORE_PRM register offsets */
  180. #define OMAP4_PM_CORE_PWRSTCTRL_OFFSET 0x0000
  181. #define OMAP4430_PM_CORE_PWRSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0000)
  182. #define OMAP4_PM_CORE_PWRSTST_OFFSET 0x0004
  183. #define OMAP4430_PM_CORE_PWRSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0004)
  184. #define OMAP4_RM_L3_1_L3_1_CONTEXT_OFFSET 0x0024
  185. #define OMAP4430_RM_L3_1_L3_1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0024)
  186. #define OMAP4_RM_L3_2_L3_2_CONTEXT_OFFSET 0x0124
  187. #define OMAP4430_RM_L3_2_L3_2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0124)
  188. #define OMAP4_RM_L3_2_GPMC_CONTEXT_OFFSET 0x012c
  189. #define OMAP4430_RM_L3_2_GPMC_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x012c)
  190. #define OMAP4_RM_L3_2_OCMC_RAM_CONTEXT_OFFSET 0x0134
  191. #define OMAP4430_RM_L3_2_OCMC_RAM_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0134)
  192. #define OMAP4_RM_DUCATI_RSTCTRL_OFFSET 0x0210
  193. #define OMAP4430_RM_DUCATI_RSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0210)
  194. #define OMAP4_RM_DUCATI_RSTST_OFFSET 0x0214
  195. #define OMAP4430_RM_DUCATI_RSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0214)
  196. #define OMAP4_RM_DUCATI_DUCATI_CONTEXT_OFFSET 0x0224
  197. #define OMAP4430_RM_DUCATI_DUCATI_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0224)
  198. #define OMAP4_RM_SDMA_SDMA_CONTEXT_OFFSET 0x0324
  199. #define OMAP4430_RM_SDMA_SDMA_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0324)
  200. #define OMAP4_RM_MEMIF_DMM_CONTEXT_OFFSET 0x0424
  201. #define OMAP4430_RM_MEMIF_DMM_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0424)
  202. #define OMAP4_RM_MEMIF_EMIF_FW_CONTEXT_OFFSET 0x042c
  203. #define OMAP4430_RM_MEMIF_EMIF_FW_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x042c)
  204. #define OMAP4_RM_MEMIF_EMIF_1_CONTEXT_OFFSET 0x0434
  205. #define OMAP4430_RM_MEMIF_EMIF_1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0434)
  206. #define OMAP4_RM_MEMIF_EMIF_2_CONTEXT_OFFSET 0x043c
  207. #define OMAP4430_RM_MEMIF_EMIF_2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x043c)
  208. #define OMAP4_RM_MEMIF_DLL_CONTEXT_OFFSET 0x0444
  209. #define OMAP4430_RM_MEMIF_DLL_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0444)
  210. #define OMAP4_RM_MEMIF_EMIF_H1_CONTEXT_OFFSET 0x0454
  211. #define OMAP4430_RM_MEMIF_EMIF_H1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0454)
  212. #define OMAP4_RM_MEMIF_EMIF_H2_CONTEXT_OFFSET 0x045c
  213. #define OMAP4430_RM_MEMIF_EMIF_H2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x045c)
  214. #define OMAP4_RM_MEMIF_DLL_H_CONTEXT_OFFSET 0x0464
  215. #define OMAP4430_RM_MEMIF_DLL_H_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0464)
  216. #define OMAP4_RM_D2D_SAD2D_CONTEXT_OFFSET 0x0524
  217. #define OMAP4430_RM_D2D_SAD2D_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0524)
  218. #define OMAP4_RM_D2D_INSTEM_ICR_CONTEXT_OFFSET 0x052c
  219. #define OMAP4430_RM_D2D_INSTEM_ICR_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x052c)
  220. #define OMAP4_RM_D2D_SAD2D_FW_CONTEXT_OFFSET 0x0534
  221. #define OMAP4430_RM_D2D_SAD2D_FW_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0534)
  222. #define OMAP4_RM_L4CFG_L4_CFG_CONTEXT_OFFSET 0x0624
  223. #define OMAP4430_RM_L4CFG_L4_CFG_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0624)
  224. #define OMAP4_RM_L4CFG_HW_SEM_CONTEXT_OFFSET 0x062c
  225. #define OMAP4430_RM_L4CFG_HW_SEM_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x062c)
  226. #define OMAP4_RM_L4CFG_MAILBOX_CONTEXT_OFFSET 0x0634
  227. #define OMAP4430_RM_L4CFG_MAILBOX_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0634)
  228. #define OMAP4_RM_L4CFG_SAR_ROM_CONTEXT_OFFSET 0x063c
  229. #define OMAP4430_RM_L4CFG_SAR_ROM_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x063c)
  230. #define OMAP4_RM_L3INSTR_L3_3_CONTEXT_OFFSET 0x0724
  231. #define OMAP4430_RM_L3INSTR_L3_3_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0724)
  232. #define OMAP4_RM_L3INSTR_L3_INSTR_CONTEXT_OFFSET 0x072c
  233. #define OMAP4430_RM_L3INSTR_L3_INSTR_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x072c)
  234. #define OMAP4_RM_L3INSTR_OCP_WP1_CONTEXT_OFFSET 0x0744
  235. #define OMAP4430_RM_L3INSTR_OCP_WP1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0744)
  236. /* PRM.IVAHD_PRM register offsets */
  237. #define OMAP4_PM_IVAHD_PWRSTCTRL_OFFSET 0x0000
  238. #define OMAP4430_PM_IVAHD_PWRSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_IVAHD_INST, 0x0000)
  239. #define OMAP4_PM_IVAHD_PWRSTST_OFFSET 0x0004
  240. #define OMAP4430_PM_IVAHD_PWRSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_IVAHD_INST, 0x0004)
  241. #define OMAP4_RM_IVAHD_RSTCTRL_OFFSET 0x0010
  242. #define OMAP4430_RM_IVAHD_RSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_IVAHD_INST, 0x0010)
  243. #define OMAP4_RM_IVAHD_RSTST_OFFSET 0x0014
  244. #define OMAP4430_RM_IVAHD_RSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_IVAHD_INST, 0x0014)
  245. #define OMAP4_RM_IVAHD_IVAHD_CONTEXT_OFFSET 0x0024
  246. #define OMAP4430_RM_IVAHD_IVAHD_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_IVAHD_INST, 0x0024)
  247. #define OMAP4_RM_IVAHD_SL2_CONTEXT_OFFSET 0x002c
  248. #define OMAP4430_RM_IVAHD_SL2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_IVAHD_INST, 0x002c)
  249. /* PRM.CAM_PRM register offsets */
  250. #define OMAP4_PM_CAM_PWRSTCTRL_OFFSET 0x0000
  251. #define OMAP4430_PM_CAM_PWRSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CAM_INST, 0x0000)
  252. #define OMAP4_PM_CAM_PWRSTST_OFFSET 0x0004
  253. #define OMAP4430_PM_CAM_PWRSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CAM_INST, 0x0004)
  254. #define OMAP4_RM_CAM_ISS_CONTEXT_OFFSET 0x0024
  255. #define OMAP4430_RM_CAM_ISS_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CAM_INST, 0x0024)
  256. #define OMAP4_RM_CAM_FDIF_CONTEXT_OFFSET 0x002c
  257. #define OMAP4430_RM_CAM_FDIF_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CAM_INST, 0x002c)
  258. /* PRM.DSS_PRM register offsets */
  259. #define OMAP4_PM_DSS_PWRSTCTRL_OFFSET 0x0000
  260. #define OMAP4430_PM_DSS_PWRSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DSS_INST, 0x0000)
  261. #define OMAP4_PM_DSS_PWRSTST_OFFSET 0x0004
  262. #define OMAP4430_PM_DSS_PWRSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DSS_INST, 0x0004)
  263. #define OMAP4_PM_DSS_DSS_WKDEP_OFFSET 0x0020
  264. #define OMAP4430_PM_DSS_DSS_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DSS_INST, 0x0020)
  265. #define OMAP4_RM_DSS_DSS_CONTEXT_OFFSET 0x0024
  266. #define OMAP4430_RM_DSS_DSS_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DSS_INST, 0x0024)
  267. #define OMAP4_RM_DSS_DEISS_CONTEXT_OFFSET 0x002c
  268. #define OMAP4430_RM_DSS_DEISS_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DSS_INST, 0x002c)
  269. /* PRM.GFX_PRM register offsets */
  270. #define OMAP4_PM_GFX_PWRSTCTRL_OFFSET 0x0000
  271. #define OMAP4430_PM_GFX_PWRSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_GFX_INST, 0x0000)
  272. #define OMAP4_PM_GFX_PWRSTST_OFFSET 0x0004
  273. #define OMAP4430_PM_GFX_PWRSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_GFX_INST, 0x0004)
  274. #define OMAP4_RM_GFX_GFX_CONTEXT_OFFSET 0x0024
  275. #define OMAP4430_RM_GFX_GFX_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_GFX_INST, 0x0024)
  276. /* PRM.L3INIT_PRM register offsets */
  277. #define OMAP4_PM_L3INIT_PWRSTCTRL_OFFSET 0x0000
  278. #define OMAP4430_PM_L3INIT_PWRSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0000)
  279. #define OMAP4_PM_L3INIT_PWRSTST_OFFSET 0x0004
  280. #define OMAP4430_PM_L3INIT_PWRSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0004)
  281. #define OMAP4_PM_L3INIT_MMC1_WKDEP_OFFSET 0x0028
  282. #define OMAP4430_PM_L3INIT_MMC1_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0028)
  283. #define OMAP4_RM_L3INIT_MMC1_CONTEXT_OFFSET 0x002c
  284. #define OMAP4430_RM_L3INIT_MMC1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x002c)
  285. #define OMAP4_PM_L3INIT_MMC2_WKDEP_OFFSET 0x0030
  286. #define OMAP4430_PM_L3INIT_MMC2_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0030)
  287. #define OMAP4_RM_L3INIT_MMC2_CONTEXT_OFFSET 0x0034
  288. #define OMAP4430_RM_L3INIT_MMC2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0034)
  289. #define OMAP4_PM_L3INIT_HSI_WKDEP_OFFSET 0x0038
  290. #define OMAP4430_PM_L3INIT_HSI_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0038)
  291. #define OMAP4_RM_L3INIT_HSI_CONTEXT_OFFSET 0x003c
  292. #define OMAP4430_RM_L3INIT_HSI_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x003c)
  293. #define OMAP4_PM_L3INIT_UNIPRO1_WKDEP_OFFSET 0x0040
  294. #define OMAP4430_PM_L3INIT_UNIPRO1_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0040)
  295. #define OMAP4_RM_L3INIT_UNIPRO1_CONTEXT_OFFSET 0x0044
  296. #define OMAP4430_RM_L3INIT_UNIPRO1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0044)
  297. #define OMAP4_PM_L3INIT_USB_HOST_WKDEP_OFFSET 0x0058
  298. #define OMAP4430_PM_L3INIT_USB_HOST_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0058)
  299. #define OMAP4_RM_L3INIT_USB_HOST_CONTEXT_OFFSET 0x005c
  300. #define OMAP4430_RM_L3INIT_USB_HOST_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x005c)
  301. #define OMAP4_PM_L3INIT_USB_OTG_WKDEP_OFFSET 0x0060
  302. #define OMAP4430_PM_L3INIT_USB_OTG_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0060)
  303. #define OMAP4_RM_L3INIT_USB_OTG_CONTEXT_OFFSET 0x0064
  304. #define OMAP4430_RM_L3INIT_USB_OTG_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0064)
  305. #define OMAP4_PM_L3INIT_USB_TLL_WKDEP_OFFSET 0x0068
  306. #define OMAP4430_PM_L3INIT_USB_TLL_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0068)
  307. #define OMAP4_RM_L3INIT_USB_TLL_CONTEXT_OFFSET 0x006c
  308. #define OMAP4430_RM_L3INIT_USB_TLL_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x006c)
  309. #define OMAP4_RM_L3INIT_P1500_CONTEXT_OFFSET 0x007c
  310. #define OMAP4430_RM_L3INIT_P1500_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x007c)
  311. #define OMAP4_RM_L3INIT_EMAC_CONTEXT_OFFSET 0x0084
  312. #define OMAP4430_RM_L3INIT_EMAC_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0084)
  313. #define OMAP4_PM_L3INIT_SATA_WKDEP_OFFSET 0x0088
  314. #define OMAP4430_PM_L3INIT_SATA_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0088)
  315. #define OMAP4_RM_L3INIT_SATA_CONTEXT_OFFSET 0x008c
  316. #define OMAP4430_RM_L3INIT_SATA_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x008c)
  317. #define OMAP4_RM_L3INIT_TPPSS_CONTEXT_OFFSET 0x0094
  318. #define OMAP4430_RM_L3INIT_TPPSS_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0094)
  319. #define OMAP4_PM_L3INIT_PCIESS_WKDEP_OFFSET 0x0098
  320. #define OMAP4430_PM_L3INIT_PCIESS_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0098)
  321. #define OMAP4_RM_L3INIT_PCIESS_CONTEXT_OFFSET 0x009c
  322. #define OMAP4430_RM_L3INIT_PCIESS_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x009c)
  323. #define OMAP4_RM_L3INIT_CCPTX_CONTEXT_OFFSET 0x00ac
  324. #define OMAP4430_RM_L3INIT_CCPTX_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x00ac)
  325. #define OMAP4_PM_L3INIT_XHPI_WKDEP_OFFSET 0x00c0
  326. #define OMAP4430_PM_L3INIT_XHPI_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x00c0)
  327. #define OMAP4_RM_L3INIT_XHPI_CONTEXT_OFFSET 0x00c4
  328. #define OMAP4430_RM_L3INIT_XHPI_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x00c4)
  329. #define OMAP4_PM_L3INIT_MMC6_WKDEP_OFFSET 0x00c8
  330. #define OMAP4430_PM_L3INIT_MMC6_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x00c8)
  331. #define OMAP4_RM_L3INIT_MMC6_CONTEXT_OFFSET 0x00cc
  332. #define OMAP4430_RM_L3INIT_MMC6_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x00cc)
  333. #define OMAP4_PM_L3INIT_USB_HOST_FS_WKDEP_OFFSET 0x00d0
  334. #define OMAP4430_PM_L3INIT_USB_HOST_FS_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x00d0)
  335. #define OMAP4_RM_L3INIT_USB_HOST_FS_CONTEXT_OFFSET 0x00d4
  336. #define OMAP4430_RM_L3INIT_USB_HOST_FS_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x00d4)
  337. #define OMAP4_RM_L3INIT_USBPHYOCP2SCP_CONTEXT_OFFSET 0x00e4
  338. #define OMAP4430_RM_L3INIT_USBPHYOCP2SCP_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x00e4)
  339. /* PRM.L4PER_PRM register offsets */
  340. #define OMAP4_PM_L4PER_PWRSTCTRL_OFFSET 0x0000
  341. #define OMAP4430_PM_L4PER_PWRSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0000)
  342. #define OMAP4_PM_L4PER_PWRSTST_OFFSET 0x0004
  343. #define OMAP4430_PM_L4PER_PWRSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0004)
  344. #define OMAP4_RM_L4PER_ADC_CONTEXT_OFFSET 0x0024
  345. #define OMAP4430_RM_L4PER_ADC_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0024)
  346. #define OMAP4_PM_L4PER_DMTIMER10_WKDEP_OFFSET 0x0028
  347. #define OMAP4430_PM_L4PER_DMTIMER10_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0028)
  348. #define OMAP4_RM_L4PER_DMTIMER10_CONTEXT_OFFSET 0x002c
  349. #define OMAP4430_RM_L4PER_DMTIMER10_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x002c)
  350. #define OMAP4_PM_L4PER_DMTIMER11_WKDEP_OFFSET 0x0030
  351. #define OMAP4430_PM_L4PER_DMTIMER11_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0030)
  352. #define OMAP4_RM_L4PER_DMTIMER11_CONTEXT_OFFSET 0x0034
  353. #define OMAP4430_RM_L4PER_DMTIMER11_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0034)
  354. #define OMAP4_PM_L4PER_DMTIMER2_WKDEP_OFFSET 0x0038
  355. #define OMAP4430_PM_L4PER_DMTIMER2_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0038)
  356. #define OMAP4_RM_L4PER_DMTIMER2_CONTEXT_OFFSET 0x003c
  357. #define OMAP4430_RM_L4PER_DMTIMER2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x003c)
  358. #define OMAP4_PM_L4PER_DMTIMER3_WKDEP_OFFSET 0x0040
  359. #define OMAP4430_PM_L4PER_DMTIMER3_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0040)
  360. #define OMAP4_RM_L4PER_DMTIMER3_CONTEXT_OFFSET 0x0044
  361. #define OMAP4430_RM_L4PER_DMTIMER3_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0044)
  362. #define OMAP4_PM_L4PER_DMTIMER4_WKDEP_OFFSET 0x0048
  363. #define OMAP4430_PM_L4PER_DMTIMER4_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0048)
  364. #define OMAP4_RM_L4PER_DMTIMER4_CONTEXT_OFFSET 0x004c
  365. #define OMAP4430_RM_L4PER_DMTIMER4_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x004c)
  366. #define OMAP4_PM_L4PER_DMTIMER9_WKDEP_OFFSET 0x0050
  367. #define OMAP4430_PM_L4PER_DMTIMER9_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0050)
  368. #define OMAP4_RM_L4PER_DMTIMER9_CONTEXT_OFFSET 0x0054
  369. #define OMAP4430_RM_L4PER_DMTIMER9_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0054)
  370. #define OMAP4_RM_L4PER_ELM_CONTEXT_OFFSET 0x005c
  371. #define OMAP4430_RM_L4PER_ELM_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x005c)
  372. #define OMAP4_PM_L4PER_GPIO2_WKDEP_OFFSET 0x0060
  373. #define OMAP4430_PM_L4PER_GPIO2_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0060)
  374. #define OMAP4_RM_L4PER_GPIO2_CONTEXT_OFFSET 0x0064
  375. #define OMAP4430_RM_L4PER_GPIO2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0064)
  376. #define OMAP4_PM_L4PER_GPIO3_WKDEP_OFFSET 0x0068
  377. #define OMAP4430_PM_L4PER_GPIO3_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0068)
  378. #define OMAP4_RM_L4PER_GPIO3_CONTEXT_OFFSET 0x006c
  379. #define OMAP4430_RM_L4PER_GPIO3_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x006c)
  380. #define OMAP4_PM_L4PER_GPIO4_WKDEP_OFFSET 0x0070
  381. #define OMAP4430_PM_L4PER_GPIO4_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0070)
  382. #define OMAP4_RM_L4PER_GPIO4_CONTEXT_OFFSET 0x0074
  383. #define OMAP4430_RM_L4PER_GPIO4_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0074)
  384. #define OMAP4_PM_L4PER_GPIO5_WKDEP_OFFSET 0x0078
  385. #define OMAP4430_PM_L4PER_GPIO5_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0078)
  386. #define OMAP4_RM_L4PER_GPIO5_CONTEXT_OFFSET 0x007c
  387. #define OMAP4430_RM_L4PER_GPIO5_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x007c)
  388. #define OMAP4_PM_L4PER_GPIO6_WKDEP_OFFSET 0x0080
  389. #define OMAP4430_PM_L4PER_GPIO6_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0080)
  390. #define OMAP4_RM_L4PER_GPIO6_CONTEXT_OFFSET 0x0084
  391. #define OMAP4430_RM_L4PER_GPIO6_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0084)
  392. #define OMAP4_RM_L4PER_HDQ1W_CONTEXT_OFFSET 0x008c
  393. #define OMAP4430_RM_L4PER_HDQ1W_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x008c)
  394. #define OMAP4_PM_L4PER_HECC1_WKDEP_OFFSET 0x0090
  395. #define OMAP4430_PM_L4PER_HECC1_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0090)
  396. #define OMAP4_RM_L4PER_HECC1_CONTEXT_OFFSET 0x0094
  397. #define OMAP4430_RM_L4PER_HECC1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0094)
  398. #define OMAP4_PM_L4PER_HECC2_WKDEP_OFFSET 0x0098
  399. #define OMAP4430_PM_L4PER_HECC2_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0098)
  400. #define OMAP4_RM_L4PER_HECC2_CONTEXT_OFFSET 0x009c
  401. #define OMAP4430_RM_L4PER_HECC2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x009c)
  402. #define OMAP4_PM_L4PER_I2C1_WKDEP_OFFSET 0x00a0
  403. #define OMAP4430_PM_L4PER_I2C1_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00a0)
  404. #define OMAP4_RM_L4PER_I2C1_CONTEXT_OFFSET 0x00a4
  405. #define OMAP4430_RM_L4PER_I2C1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00a4)
  406. #define OMAP4_PM_L4PER_I2C2_WKDEP_OFFSET 0x00a8
  407. #define OMAP4430_PM_L4PER_I2C2_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00a8)
  408. #define OMAP4_RM_L4PER_I2C2_CONTEXT_OFFSET 0x00ac
  409. #define OMAP4430_RM_L4PER_I2C2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00ac)
  410. #define OMAP4_PM_L4PER_I2C3_WKDEP_OFFSET 0x00b0
  411. #define OMAP4430_PM_L4PER_I2C3_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00b0)
  412. #define OMAP4_RM_L4PER_I2C3_CONTEXT_OFFSET 0x00b4
  413. #define OMAP4430_RM_L4PER_I2C3_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00b4)
  414. #define OMAP4_PM_L4PER_I2C4_WKDEP_OFFSET 0x00b8
  415. #define OMAP4430_PM_L4PER_I2C4_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00b8)
  416. #define OMAP4_RM_L4PER_I2C4_CONTEXT_OFFSET 0x00bc
  417. #define OMAP4430_RM_L4PER_I2C4_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00bc)
  418. #define OMAP4_RM_L4PER_L4_PER_CONTEXT_OFFSET 0x00c0
  419. #define OMAP4430_RM_L4PER_L4_PER_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00c0)
  420. #define OMAP4_PM_L4PER_MCASP2_WKDEP_OFFSET 0x00d0
  421. #define OMAP4430_PM_L4PER_MCASP2_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00d0)
  422. #define OMAP4_RM_L4PER_MCASP2_CONTEXT_OFFSET 0x00d4
  423. #define OMAP4430_RM_L4PER_MCASP2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00d4)
  424. #define OMAP4_PM_L4PER_MCASP3_WKDEP_OFFSET 0x00d8
  425. #define OMAP4430_PM_L4PER_MCASP3_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00d8)
  426. #define OMAP4_RM_L4PER_MCASP3_CONTEXT_OFFSET 0x00dc
  427. #define OMAP4430_RM_L4PER_MCASP3_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00dc)
  428. #define OMAP4_PM_L4PER_MCBSP4_WKDEP_OFFSET 0x00e0
  429. #define OMAP4430_PM_L4PER_MCBSP4_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00e0)
  430. #define OMAP4_RM_L4PER_MCBSP4_CONTEXT_OFFSET 0x00e4
  431. #define OMAP4430_RM_L4PER_MCBSP4_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00e4)
  432. #define OMAP4_RM_L4PER_MGATE_CONTEXT_OFFSET 0x00ec
  433. #define OMAP4430_RM_L4PER_MGATE_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00ec)
  434. #define OMAP4_PM_L4PER_MCSPI1_WKDEP_OFFSET 0x00f0
  435. #define OMAP4430_PM_L4PER_MCSPI1_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00f0)
  436. #define OMAP4_RM_L4PER_MCSPI1_CONTEXT_OFFSET 0x00f4
  437. #define OMAP4430_RM_L4PER_MCSPI1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00f4)
  438. #define OMAP4_PM_L4PER_MCSPI2_WKDEP_OFFSET 0x00f8
  439. #define OMAP4430_PM_L4PER_MCSPI2_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00f8)
  440. #define OMAP4_RM_L4PER_MCSPI2_CONTEXT_OFFSET 0x00fc
  441. #define OMAP4430_RM_L4PER_MCSPI2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00fc)
  442. #define OMAP4_PM_L4PER_MCSPI3_WKDEP_OFFSET 0x0100
  443. #define OMAP4430_PM_L4PER_MCSPI3_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0100)
  444. #define OMAP4_RM_L4PER_MCSPI3_CONTEXT_OFFSET 0x0104
  445. #define OMAP4430_RM_L4PER_MCSPI3_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0104)
  446. #define OMAP4_PM_L4PER_MCSPI4_WKDEP_OFFSET 0x0108
  447. #define OMAP4430_PM_L4PER_MCSPI4_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0108)
  448. #define OMAP4_RM_L4PER_MCSPI4_CONTEXT_OFFSET 0x010c
  449. #define OMAP4430_RM_L4PER_MCSPI4_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x010c)
  450. #define OMAP4_PM_L4PER_MMCSD3_WKDEP_OFFSET 0x0120
  451. #define OMAP4430_PM_L4PER_MMCSD3_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0120)
  452. #define OMAP4_RM_L4PER_MMCSD3_CONTEXT_OFFSET 0x0124
  453. #define OMAP4430_RM_L4PER_MMCSD3_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0124)
  454. #define OMAP4_PM_L4PER_MMCSD4_WKDEP_OFFSET 0x0128
  455. #define OMAP4430_PM_L4PER_MMCSD4_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0128)
  456. #define OMAP4_RM_L4PER_MMCSD4_CONTEXT_OFFSET 0x012c
  457. #define OMAP4430_RM_L4PER_MMCSD4_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x012c)
  458. #define OMAP4_RM_L4PER_MSPROHG_CONTEXT_OFFSET 0x0134
  459. #define OMAP4430_RM_L4PER_MSPROHG_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0134)
  460. #define OMAP4_PM_L4PER_SLIMBUS2_WKDEP_OFFSET 0x0138
  461. #define OMAP4430_PM_L4PER_SLIMBUS2_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0138)
  462. #define OMAP4_RM_L4PER_SLIMBUS2_CONTEXT_OFFSET 0x013c
  463. #define OMAP4430_RM_L4PER_SLIMBUS2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x013c)
  464. #define OMAP4_PM_L4PER_UART1_WKDEP_OFFSET 0x0140
  465. #define OMAP4430_PM_L4PER_UART1_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0140)
  466. #define OMAP4_RM_L4PER_UART1_CONTEXT_OFFSET 0x0144
  467. #define OMAP4430_RM_L4PER_UART1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0144)
  468. #define OMAP4_PM_L4PER_UART2_WKDEP_OFFSET 0x0148
  469. #define OMAP4430_PM_L4PER_UART2_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0148)
  470. #define OMAP4_RM_L4PER_UART2_CONTEXT_OFFSET 0x014c
  471. #define OMAP4430_RM_L4PER_UART2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x014c)
  472. #define OMAP4_PM_L4PER_UART3_WKDEP_OFFSET 0x0150
  473. #define OMAP4430_PM_L4PER_UART3_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0150)
  474. #define OMAP4_RM_L4PER_UART3_CONTEXT_OFFSET 0x0154
  475. #define OMAP4430_RM_L4PER_UART3_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0154)
  476. #define OMAP4_PM_L4PER_UART4_WKDEP_OFFSET 0x0158
  477. #define OMAP4430_PM_L4PER_UART4_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0158)
  478. #define OMAP4_RM_L4PER_UART4_CONTEXT_OFFSET 0x015c
  479. #define OMAP4430_RM_L4PER_UART4_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x015c)
  480. #define OMAP4_PM_L4PER_MMCSD5_WKDEP_OFFSET 0x0160
  481. #define OMAP4430_PM_L4PER_MMCSD5_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0160)
  482. #define OMAP4_RM_L4PER_MMCSD5_CONTEXT_OFFSET 0x0164
  483. #define OMAP4430_RM_L4PER_MMCSD5_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0164)
  484. #define OMAP4_PM_L4PER_I2C5_WKDEP_OFFSET 0x0168
  485. #define OMAP4430_PM_L4PER_I2C5_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0168)
  486. #define OMAP4_RM_L4PER_I2C5_CONTEXT_OFFSET 0x016c
  487. #define OMAP4430_RM_L4PER_I2C5_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x016c)
  488. #define OMAP4_RM_L4SEC_AES1_CONTEXT_OFFSET 0x01a4
  489. #define OMAP4430_RM_L4SEC_AES1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x01a4)
  490. #define OMAP4_RM_L4SEC_AES2_CONTEXT_OFFSET 0x01ac
  491. #define OMAP4430_RM_L4SEC_AES2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x01ac)
  492. #define OMAP4_RM_L4SEC_DES3DES_CONTEXT_OFFSET 0x01b4
  493. #define OMAP4430_RM_L4SEC_DES3DES_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x01b4)
  494. #define OMAP4_RM_L4SEC_PKAEIP29_CONTEXT_OFFSET 0x01bc
  495. #define OMAP4430_RM_L4SEC_PKAEIP29_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x01bc)
  496. #define OMAP4_RM_L4SEC_RNG_CONTEXT_OFFSET 0x01c4
  497. #define OMAP4430_RM_L4SEC_RNG_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x01c4)
  498. #define OMAP4_RM_L4SEC_SHA2MD51_CONTEXT_OFFSET 0x01cc
  499. #define OMAP4430_RM_L4SEC_SHA2MD51_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x01cc)
  500. #define OMAP4_RM_L4SEC_CRYPTODMA_CONTEXT_OFFSET 0x01dc
  501. #define OMAP4430_RM_L4SEC_CRYPTODMA_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x01dc)
  502. /* PRM.CEFUSE_PRM register offsets */
  503. #define OMAP4_PM_CEFUSE_PWRSTCTRL_OFFSET 0x0000
  504. #define OMAP4430_PM_CEFUSE_PWRSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CEFUSE_INST, 0x0000)
  505. #define OMAP4_PM_CEFUSE_PWRSTST_OFFSET 0x0004
  506. #define OMAP4430_PM_CEFUSE_PWRSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CEFUSE_INST, 0x0004)
  507. #define OMAP4_RM_CEFUSE_CEFUSE_CONTEXT_OFFSET 0x0024
  508. #define OMAP4430_RM_CEFUSE_CEFUSE_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CEFUSE_INST, 0x0024)
  509. /* PRM.WKUP_PRM register offsets */
  510. #define OMAP4_RM_WKUP_L4WKUP_CONTEXT_OFFSET 0x0024
  511. #define OMAP4430_RM_WKUP_L4WKUP_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x0024)
  512. #define OMAP4_RM_WKUP_WDT1_CONTEXT_OFFSET 0x002c
  513. #define OMAP4430_RM_WKUP_WDT1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x002c)
  514. #define OMAP4_PM_WKUP_WDT2_WKDEP_OFFSET 0x0030
  515. #define OMAP4430_PM_WKUP_WDT2_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x0030)
  516. #define OMAP4_RM_WKUP_WDT2_CONTEXT_OFFSET 0x0034
  517. #define OMAP4430_RM_WKUP_WDT2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x0034)
  518. #define OMAP4_PM_WKUP_GPIO1_WKDEP_OFFSET 0x0038
  519. #define OMAP4430_PM_WKUP_GPIO1_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x0038)
  520. #define OMAP4_RM_WKUP_GPIO1_CONTEXT_OFFSET 0x003c
  521. #define OMAP4430_RM_WKUP_GPIO1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x003c)
  522. #define OMAP4_PM_WKUP_TIMER1_WKDEP_OFFSET 0x0040
  523. #define OMAP4430_PM_WKUP_TIMER1_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x0040)
  524. #define OMAP4_RM_WKUP_TIMER1_CONTEXT_OFFSET 0x0044
  525. #define OMAP4430_RM_WKUP_TIMER1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x0044)
  526. #define OMAP4_PM_WKUP_TIMER12_WKDEP_OFFSET 0x0048
  527. #define OMAP4430_PM_WKUP_TIMER12_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x0048)
  528. #define OMAP4_RM_WKUP_TIMER12_CONTEXT_OFFSET 0x004c
  529. #define OMAP4430_RM_WKUP_TIMER12_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x004c)
  530. #define OMAP4_RM_WKUP_SYNCTIMER_CONTEXT_OFFSET 0x0054
  531. #define OMAP4430_RM_WKUP_SYNCTIMER_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x0054)
  532. #define OMAP4_PM_WKUP_USIM_WKDEP_OFFSET 0x0058
  533. #define OMAP4430_PM_WKUP_USIM_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x0058)
  534. #define OMAP4_RM_WKUP_USIM_CONTEXT_OFFSET 0x005c
  535. #define OMAP4430_RM_WKUP_USIM_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x005c)
  536. #define OMAP4_RM_WKUP_SARRAM_CONTEXT_OFFSET 0x0064
  537. #define OMAP4430_RM_WKUP_SARRAM_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x0064)
  538. #define OMAP4_PM_WKUP_KEYBOARD_WKDEP_OFFSET 0x0078
  539. #define OMAP4430_PM_WKUP_KEYBOARD_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x0078)
  540. #define OMAP4_RM_WKUP_KEYBOARD_CONTEXT_OFFSET 0x007c
  541. #define OMAP4430_RM_WKUP_KEYBOARD_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x007c)
  542. #define OMAP4_PM_WKUP_RTC_WKDEP_OFFSET 0x0080
  543. #define OMAP4430_PM_WKUP_RTC_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x0080)
  544. #define OMAP4_RM_WKUP_RTC_CONTEXT_OFFSET 0x0084
  545. #define OMAP4430_RM_WKUP_RTC_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x0084)
  546. /* PRM.WKUP_CM register offsets */
  547. #define OMAP4_CM_WKUP_CLKSTCTRL_OFFSET 0x0000
  548. #define OMAP4430_CM_WKUP_CLKSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_CM_INST, 0x0000)
  549. #define OMAP4_CM_WKUP_L4WKUP_CLKCTRL_OFFSET 0x0020
  550. #define OMAP4430_CM_WKUP_L4WKUP_CLKCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_CM_INST, 0x0020)
  551. #define OMAP4_CM_WKUP_WDT1_CLKCTRL_OFFSET 0x0028
  552. #define OMAP4430_CM_WKUP_WDT1_CLKCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_CM_INST, 0x0028)
  553. #define OMAP4_CM_WKUP_WDT2_CLKCTRL_OFFSET 0x0030
  554. #define OMAP4430_CM_WKUP_WDT2_CLKCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_CM_INST, 0x0030)
  555. #define OMAP4_CM_WKUP_GPIO1_CLKCTRL_OFFSET 0x0038
  556. #define OMAP4430_CM_WKUP_GPIO1_CLKCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_CM_INST, 0x0038)
  557. #define OMAP4_CM_WKUP_TIMER1_CLKCTRL_OFFSET 0x0040
  558. #define OMAP4430_CM_WKUP_TIMER1_CLKCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_CM_INST, 0x0040)
  559. #define OMAP4_CM_WKUP_TIMER12_CLKCTRL_OFFSET 0x0048
  560. #define OMAP4430_CM_WKUP_TIMER12_CLKCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_CM_INST, 0x0048)
  561. #define OMAP4_CM_WKUP_SYNCTIMER_CLKCTRL_OFFSET 0x0050
  562. #define OMAP4430_CM_WKUP_SYNCTIMER_CLKCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_CM_INST, 0x0050)
  563. #define OMAP4_CM_WKUP_USIM_CLKCTRL_OFFSET 0x0058
  564. #define OMAP4430_CM_WKUP_USIM_CLKCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_CM_INST, 0x0058)
  565. #define OMAP4_CM_WKUP_SARRAM_CLKCTRL_OFFSET 0x0060
  566. #define OMAP4430_CM_WKUP_SARRAM_CLKCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_CM_INST, 0x0060)
  567. #define OMAP4_CM_WKUP_KEYBOARD_CLKCTRL_OFFSET 0x0078
  568. #define OMAP4430_CM_WKUP_KEYBOARD_CLKCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_CM_INST, 0x0078)
  569. #define OMAP4_CM_WKUP_RTC_CLKCTRL_OFFSET 0x0080
  570. #define OMAP4430_CM_WKUP_RTC_CLKCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_CM_INST, 0x0080)
  571. #define OMAP4_CM_WKUP_BANDGAP_CLKCTRL_OFFSET 0x0088
  572. #define OMAP4430_CM_WKUP_BANDGAP_CLKCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_CM_INST, 0x0088)
  573. /* PRM.EMU_PRM register offsets */
  574. #define OMAP4_PM_EMU_PWRSTCTRL_OFFSET 0x0000
  575. #define OMAP4430_PM_EMU_PWRSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_EMU_INST, 0x0000)
  576. #define OMAP4_PM_EMU_PWRSTST_OFFSET 0x0004
  577. #define OMAP4430_PM_EMU_PWRSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_EMU_INST, 0x0004)
  578. #define OMAP4_RM_EMU_DEBUGSS_CONTEXT_OFFSET 0x0024
  579. #define OMAP4430_RM_EMU_DEBUGSS_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_EMU_INST, 0x0024)
  580. /* PRM.EMU_CM register offsets */
  581. #define OMAP4_CM_EMU_CLKSTCTRL_OFFSET 0x0000
  582. #define OMAP4430_CM_EMU_CLKSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_EMU_CM_INST, 0x0000)
  583. #define OMAP4_CM_EMU_DYNAMICDEP_OFFSET 0x0008
  584. #define OMAP4430_CM_EMU_DYNAMICDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_EMU_CM_INST, 0x0008)
  585. #define OMAP4_CM_EMU_DEBUGSS_CLKCTRL_OFFSET 0x0020
  586. #define OMAP4430_CM_EMU_DEBUGSS_CLKCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_EMU_CM_INST, 0x0020)
  587. /* PRM.DEVICE_PRM register offsets */
  588. #define OMAP4_PRM_RSTCTRL_OFFSET 0x0000
  589. #define OMAP4430_PRM_RSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0000)
  590. #define OMAP4_PRM_RSTST_OFFSET 0x0004
  591. #define OMAP4430_PRM_RSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0004)
  592. #define OMAP4_PRM_RSTTIME_OFFSET 0x0008
  593. #define OMAP4430_PRM_RSTTIME OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0008)
  594. #define OMAP4_PRM_CLKREQCTRL_OFFSET 0x000c
  595. #define OMAP4430_PRM_CLKREQCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x000c)
  596. #define OMAP4_PRM_VOLTCTRL_OFFSET 0x0010
  597. #define OMAP4430_PRM_VOLTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0010)
  598. #define OMAP4_PRM_PWRREQCTRL_OFFSET 0x0014
  599. #define OMAP4430_PRM_PWRREQCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0014)
  600. #define OMAP4_PRM_PSCON_COUNT_OFFSET 0x0018
  601. #define OMAP4430_PRM_PSCON_COUNT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0018)
  602. #define OMAP4_PRM_IO_COUNT_OFFSET 0x001c
  603. #define OMAP4430_PRM_IO_COUNT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x001c)
  604. #define OMAP4_PRM_IO_PMCTRL_OFFSET 0x0020
  605. #define OMAP4430_PRM_IO_PMCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0020)
  606. #define OMAP4_PRM_VOLTSETUP_WARMRESET_OFFSET 0x0024
  607. #define OMAP4430_PRM_VOLTSETUP_WARMRESET OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0024)
  608. #define OMAP4_PRM_VOLTSETUP_CORE_OFF_OFFSET 0x0028
  609. #define OMAP4430_PRM_VOLTSETUP_CORE_OFF OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0028)
  610. #define OMAP4_PRM_VOLTSETUP_MPU_OFF_OFFSET 0x002c
  611. #define OMAP4430_PRM_VOLTSETUP_MPU_OFF OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x002c)
  612. #define OMAP4_PRM_VOLTSETUP_IVA_OFF_OFFSET 0x0030
  613. #define OMAP4430_PRM_VOLTSETUP_IVA_OFF OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0030)
  614. #define OMAP4_PRM_VOLTSETUP_CORE_RET_SLEEP_OFFSET 0x0034
  615. #define OMAP4430_PRM_VOLTSETUP_CORE_RET_SLEEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0034)
  616. #define OMAP4_PRM_VOLTSETUP_MPU_RET_SLEEP_OFFSET 0x0038
  617. #define OMAP4430_PRM_VOLTSETUP_MPU_RET_SLEEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0038)
  618. #define OMAP4_PRM_VOLTSETUP_IVA_RET_SLEEP_OFFSET 0x003c
  619. #define OMAP4430_PRM_VOLTSETUP_IVA_RET_SLEEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x003c)
  620. #define OMAP4_PRM_VP_CORE_CONFIG_OFFSET 0x0040
  621. #define OMAP4430_PRM_VP_CORE_CONFIG OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0040)
  622. #define OMAP4_PRM_VP_CORE_STATUS_OFFSET 0x0044
  623. #define OMAP4430_PRM_VP_CORE_STATUS OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0044)
  624. #define OMAP4_PRM_VP_CORE_VLIMITTO_OFFSET 0x0048
  625. #define OMAP4430_PRM_VP_CORE_VLIMITTO OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0048)
  626. #define OMAP4_PRM_VP_CORE_VOLTAGE_OFFSET 0x004c
  627. #define OMAP4430_PRM_VP_CORE_VOLTAGE OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x004c)
  628. #define OMAP4_PRM_VP_CORE_VSTEPMAX_OFFSET 0x0050
  629. #define OMAP4430_PRM_VP_CORE_VSTEPMAX OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0050)
  630. #define OMAP4_PRM_VP_CORE_VSTEPMIN_OFFSET 0x0054
  631. #define OMAP4430_PRM_VP_CORE_VSTEPMIN OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0054)
  632. #define OMAP4_PRM_VP_MPU_CONFIG_OFFSET 0x0058
  633. #define OMAP4430_PRM_VP_MPU_CONFIG OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0058)
  634. #define OMAP4_PRM_VP_MPU_STATUS_OFFSET 0x005c
  635. #define OMAP4430_PRM_VP_MPU_STATUS OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x005c)
  636. #define OMAP4_PRM_VP_MPU_VLIMITTO_OFFSET 0x0060
  637. #define OMAP4430_PRM_VP_MPU_VLIMITTO OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0060)
  638. #define OMAP4_PRM_VP_MPU_VOLTAGE_OFFSET 0x0064
  639. #define OMAP4430_PRM_VP_MPU_VOLTAGE OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0064)
  640. #define OMAP4_PRM_VP_MPU_VSTEPMAX_OFFSET 0x0068
  641. #define OMAP4430_PRM_VP_MPU_VSTEPMAX OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0068)
  642. #define OMAP4_PRM_VP_MPU_VSTEPMIN_OFFSET 0x006c
  643. #define OMAP4430_PRM_VP_MPU_VSTEPMIN OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x006c)
  644. #define OMAP4_PRM_VP_IVA_CONFIG_OFFSET 0x0070
  645. #define OMAP4430_PRM_VP_IVA_CONFIG OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0070)
  646. #define OMAP4_PRM_VP_IVA_STATUS_OFFSET 0x0074
  647. #define OMAP4430_PRM_VP_IVA_STATUS OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0074)
  648. #define OMAP4_PRM_VP_IVA_VLIMITTO_OFFSET 0x0078
  649. #define OMAP4430_PRM_VP_IVA_VLIMITTO OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0078)
  650. #define OMAP4_PRM_VP_IVA_VOLTAGE_OFFSET 0x007c
  651. #define OMAP4430_PRM_VP_IVA_VOLTAGE OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x007c)
  652. #define OMAP4_PRM_VP_IVA_VSTEPMAX_OFFSET 0x0080
  653. #define OMAP4430_PRM_VP_IVA_VSTEPMAX OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0080)
  654. #define OMAP4_PRM_VP_IVA_VSTEPMIN_OFFSET 0x0084
  655. #define OMAP4430_PRM_VP_IVA_VSTEPMIN OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0084)
  656. #define OMAP4_PRM_VC_SMPS_SA_OFFSET 0x0088
  657. #define OMAP4430_PRM_VC_SMPS_SA OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0088)
  658. #define OMAP4_PRM_VC_VAL_SMPS_RA_VOL_OFFSET 0x008c
  659. #define OMAP4430_PRM_VC_VAL_SMPS_RA_VOL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x008c)
  660. #define OMAP4_PRM_VC_VAL_SMPS_RA_CMD_OFFSET 0x0090
  661. #define OMAP4430_PRM_VC_VAL_SMPS_RA_CMD OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0090)
  662. #define OMAP4_PRM_VC_VAL_CMD_VDD_CORE_L_OFFSET 0x0094
  663. #define OMAP4430_PRM_VC_VAL_CMD_VDD_CORE_L OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0094)
  664. #define OMAP4_PRM_VC_VAL_CMD_VDD_MPU_L_OFFSET 0x0098
  665. #define OMAP4430_PRM_VC_VAL_CMD_VDD_MPU_L OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0098)
  666. #define OMAP4_PRM_VC_VAL_CMD_VDD_IVA_L_OFFSET 0x009c
  667. #define OMAP4430_PRM_VC_VAL_CMD_VDD_IVA_L OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x009c)
  668. #define OMAP4_PRM_VC_VAL_BYPASS_OFFSET 0x00a0
  669. #define OMAP4430_PRM_VC_VAL_BYPASS OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00a0)
  670. #define OMAP4_PRM_VC_CFG_CHANNEL_OFFSET 0x00a4
  671. #define OMAP4430_PRM_VC_CFG_CHANNEL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00a4)
  672. #define OMAP4_PRM_VC_CFG_I2C_INSTE_OFFSET 0x00a8
  673. #define OMAP4430_PRM_VC_CFG_I2C_INSTE OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00a8)
  674. #define OMAP4_PRM_VC_CFG_I2C_CLK_OFFSET 0x00ac
  675. #define OMAP4430_PRM_VC_CFG_I2C_CLK OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00ac)
  676. #define OMAP4_PRM_SRAM_COUNT_OFFSET 0x00b0
  677. #define OMAP4430_PRM_SRAM_COUNT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00b0)
  678. #define OMAP4_PRM_SRAM_WKUP_SETUP_OFFSET 0x00b4
  679. #define OMAP4430_PRM_SRAM_WKUP_SETUP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00b4)
  680. #define OMAP4_PRM_LDO_SRAM_CORE_SETUP_OFFSET 0x00b8
  681. #define OMAP4430_PRM_LDO_SRAM_CORE_SETUP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00b8)
  682. #define OMAP4_PRM_LDO_SRAM_CORE_CTRL_OFFSET 0x00bc
  683. #define OMAP4430_PRM_LDO_SRAM_CORE_CTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00bc)
  684. #define OMAP4_PRM_LDO_SRAM_MPU_SETUP_OFFSET 0x00c0
  685. #define OMAP4430_PRM_LDO_SRAM_MPU_SETUP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00c0)
  686. #define OMAP4_PRM_LDO_SRAM_MPU_CTRL_OFFSET 0x00c4
  687. #define OMAP4430_PRM_LDO_SRAM_MPU_CTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00c4)
  688. #define OMAP4_PRM_LDO_SRAM_IVA_SETUP_OFFSET 0x00c8
  689. #define OMAP4430_PRM_LDO_SRAM_IVA_SETUP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00c8)
  690. #define OMAP4_PRM_LDO_SRAM_IVA_CTRL_OFFSET 0x00cc
  691. #define OMAP4430_PRM_LDO_SRAM_IVA_CTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00cc)
  692. #define OMAP4_PRM_LDO_ABB_MPU_SETUP_OFFSET 0x00d0
  693. #define OMAP4430_PRM_LDO_ABB_MPU_SETUP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00d0)
  694. #define OMAP4_PRM_LDO_ABB_MPU_CTRL_OFFSET 0x00d4
  695. #define OMAP4430_PRM_LDO_ABB_MPU_CTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00d4)
  696. #define OMAP4_PRM_LDO_ABB_IVA_SETUP_OFFSET 0x00d8
  697. #define OMAP4430_PRM_LDO_ABB_IVA_SETUP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00d8)
  698. #define OMAP4_PRM_LDO_ABB_IVA_CTRL_OFFSET 0x00dc
  699. #define OMAP4430_PRM_LDO_ABB_IVA_CTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00dc)
  700. #define OMAP4_PRM_LDO_BANDGAP_SETUP_OFFSET 0x00e0
  701. #define OMAP4430_PRM_LDO_BANDGAP_SETUP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00e0)
  702. #define OMAP4_PRM_DEVICE_OFF_CTRL_OFFSET 0x00e4
  703. #define OMAP4430_PRM_DEVICE_OFF_CTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00e4)
  704. #define OMAP4_PRM_PHASE1_CNDP_OFFSET 0x00e8
  705. #define OMAP4430_PRM_PHASE1_CNDP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00e8)
  706. #define OMAP4_PRM_PHASE2A_CNDP_OFFSET 0x00ec
  707. #define OMAP4430_PRM_PHASE2A_CNDP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00ec)
  708. #define OMAP4_PRM_PHASE2B_CNDP_OFFSET 0x00f0
  709. #define OMAP4430_PRM_PHASE2B_CNDP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00f0)
  710. #define OMAP4_PRM_INSTEM_IF_CTRL_OFFSET 0x00f4
  711. #define OMAP4430_PRM_INSTEM_IF_CTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00f4)
  712. #define OMAP4_PRM_VC_ERRST_OFFSET 0x00f8
  713. #define OMAP4430_PRM_VC_ERRST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00f8)
  714. /* Function prototypes */
  715. # ifndef __ASSEMBLER__
  716. extern u32 omap4_prm_read_inst_reg(s16 inst, u16 idx);
  717. extern void omap4_prm_write_inst_reg(u32 val, s16 inst, u16 idx);
  718. extern u32 omap4_prm_rmw_inst_reg_bits(u32 mask, u32 bits, s16 inst, s16 idx);
  719. extern u32 omap4_prm_rmw_reg_bits(u32 mask, u32 bits, void __iomem *reg);
  720. extern u32 omap4_prm_set_inst_reg_bits(u32 bits, s16 inst, s16 idx);
  721. extern u32 omap4_prm_clear_inst_reg_bits(u32 bits, s16 inst, s16 idx);
  722. extern u32 omap4_prm_read_bits_shift(void __iomem *reg, u32 mask);
  723. extern int omap4_prm_is_hardreset_asserted(void __iomem *rstctrl_reg, u8 shift);
  724. extern int omap4_prm_assert_hardreset(void __iomem *rstctrl_reg, u8 shift);
  725. extern int omap4_prm_deassert_hardreset(void __iomem *rstctrl_reg, u8 shift);
  726. # endif
  727. #endif