iwl3945-base.c 120 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2010 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/pci.h>
  33. #include <linux/dma-mapping.h>
  34. #include <linux/delay.h>
  35. #include <linux/sched.h>
  36. #include <linux/skbuff.h>
  37. #include <linux/netdevice.h>
  38. #include <linux/wireless.h>
  39. #include <linux/firmware.h>
  40. #include <linux/etherdevice.h>
  41. #include <linux/if_arp.h>
  42. #include <net/ieee80211_radiotap.h>
  43. #include <net/mac80211.h>
  44. #include <asm/div64.h>
  45. #define DRV_NAME "iwl3945"
  46. #include "iwl-fh.h"
  47. #include "iwl-3945-fh.h"
  48. #include "iwl-commands.h"
  49. #include "iwl-sta.h"
  50. #include "iwl-3945.h"
  51. #include "iwl-core.h"
  52. #include "iwl-helpers.h"
  53. #include "iwl-dev.h"
  54. #include "iwl-spectrum.h"
  55. /*
  56. * module name, copyright, version, etc.
  57. */
  58. #define DRV_DESCRIPTION \
  59. "Intel(R) PRO/Wireless 3945ABG/BG Network Connection driver for Linux"
  60. #ifdef CONFIG_IWLWIFI_DEBUG
  61. #define VD "d"
  62. #else
  63. #define VD
  64. #endif
  65. /*
  66. * add "s" to indicate spectrum measurement included.
  67. * we add it here to be consistent with previous releases in which
  68. * this was configurable.
  69. */
  70. #define DRV_VERSION IWLWIFI_VERSION VD "s"
  71. #define DRV_COPYRIGHT "Copyright(c) 2003-2010 Intel Corporation"
  72. #define DRV_AUTHOR "<ilw@linux.intel.com>"
  73. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  74. MODULE_VERSION(DRV_VERSION);
  75. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  76. MODULE_LICENSE("GPL");
  77. /* module parameters */
  78. struct iwl_mod_params iwl3945_mod_params = {
  79. .sw_crypto = 1,
  80. .restart_fw = 1,
  81. /* the rest are 0 by default */
  82. };
  83. /**
  84. * iwl3945_get_antenna_flags - Get antenna flags for RXON command
  85. * @priv: eeprom and antenna fields are used to determine antenna flags
  86. *
  87. * priv->eeprom39 is used to determine if antenna AUX/MAIN are reversed
  88. * iwl3945_mod_params.antenna specifies the antenna diversity mode:
  89. *
  90. * IWL_ANTENNA_DIVERSITY - NIC selects best antenna by itself
  91. * IWL_ANTENNA_MAIN - Force MAIN antenna
  92. * IWL_ANTENNA_AUX - Force AUX antenna
  93. */
  94. __le32 iwl3945_get_antenna_flags(const struct iwl_priv *priv)
  95. {
  96. struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  97. switch (iwl3945_mod_params.antenna) {
  98. case IWL_ANTENNA_DIVERSITY:
  99. return 0;
  100. case IWL_ANTENNA_MAIN:
  101. if (eeprom->antenna_switch_type)
  102. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  103. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  104. case IWL_ANTENNA_AUX:
  105. if (eeprom->antenna_switch_type)
  106. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_A_MSK;
  107. return RXON_FLG_DIS_DIV_MSK | RXON_FLG_ANT_B_MSK;
  108. }
  109. /* bad antenna selector value */
  110. IWL_ERR(priv, "Bad antenna selector value (0x%x)\n",
  111. iwl3945_mod_params.antenna);
  112. return 0; /* "diversity" is default if error */
  113. }
  114. static int iwl3945_set_ccmp_dynamic_key_info(struct iwl_priv *priv,
  115. struct ieee80211_key_conf *keyconf,
  116. u8 sta_id)
  117. {
  118. unsigned long flags;
  119. __le16 key_flags = 0;
  120. int ret;
  121. key_flags |= (STA_KEY_FLG_CCMP | STA_KEY_FLG_MAP_KEY_MSK);
  122. key_flags |= cpu_to_le16(keyconf->keyidx << STA_KEY_FLG_KEYID_POS);
  123. if (sta_id == priv->hw_params.bcast_sta_id)
  124. key_flags |= STA_KEY_MULTICAST_MSK;
  125. keyconf->flags |= IEEE80211_KEY_FLAG_GENERATE_IV;
  126. keyconf->hw_key_idx = keyconf->keyidx;
  127. key_flags &= ~STA_KEY_FLG_INVALID;
  128. spin_lock_irqsave(&priv->sta_lock, flags);
  129. priv->stations[sta_id].keyinfo.alg = keyconf->alg;
  130. priv->stations[sta_id].keyinfo.keylen = keyconf->keylen;
  131. memcpy(priv->stations[sta_id].keyinfo.key, keyconf->key,
  132. keyconf->keylen);
  133. memcpy(priv->stations[sta_id].sta.key.key, keyconf->key,
  134. keyconf->keylen);
  135. if ((priv->stations[sta_id].sta.key.key_flags & STA_KEY_FLG_ENCRYPT_MSK)
  136. == STA_KEY_FLG_NO_ENC)
  137. priv->stations[sta_id].sta.key.key_offset =
  138. iwl_get_free_ucode_key_index(priv);
  139. /* else, we are overriding an existing key => no need to allocated room
  140. * in uCode. */
  141. WARN(priv->stations[sta_id].sta.key.key_offset == WEP_INVALID_OFFSET,
  142. "no space for a new key");
  143. priv->stations[sta_id].sta.key.key_flags = key_flags;
  144. priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  145. priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  146. IWL_DEBUG_INFO(priv, "hwcrypto: modify ucode station key info\n");
  147. ret = iwl_send_add_sta(priv, &priv->stations[sta_id].sta, CMD_ASYNC);
  148. spin_unlock_irqrestore(&priv->sta_lock, flags);
  149. return ret;
  150. }
  151. static int iwl3945_set_tkip_dynamic_key_info(struct iwl_priv *priv,
  152. struct ieee80211_key_conf *keyconf,
  153. u8 sta_id)
  154. {
  155. return -EOPNOTSUPP;
  156. }
  157. static int iwl3945_set_wep_dynamic_key_info(struct iwl_priv *priv,
  158. struct ieee80211_key_conf *keyconf,
  159. u8 sta_id)
  160. {
  161. return -EOPNOTSUPP;
  162. }
  163. static int iwl3945_clear_sta_key_info(struct iwl_priv *priv, u8 sta_id)
  164. {
  165. unsigned long flags;
  166. spin_lock_irqsave(&priv->sta_lock, flags);
  167. memset(&priv->stations[sta_id].keyinfo, 0, sizeof(struct iwl_hw_key));
  168. memset(&priv->stations[sta_id].sta.key, 0,
  169. sizeof(struct iwl4965_keyinfo));
  170. priv->stations[sta_id].sta.key.key_flags = STA_KEY_FLG_NO_ENC;
  171. priv->stations[sta_id].sta.sta.modify_mask = STA_MODIFY_KEY_MASK;
  172. priv->stations[sta_id].sta.mode = STA_CONTROL_MODIFY_MSK;
  173. spin_unlock_irqrestore(&priv->sta_lock, flags);
  174. IWL_DEBUG_INFO(priv, "hwcrypto: clear ucode station key info\n");
  175. iwl_send_add_sta(priv, &priv->stations[sta_id].sta, 0);
  176. return 0;
  177. }
  178. static int iwl3945_set_dynamic_key(struct iwl_priv *priv,
  179. struct ieee80211_key_conf *keyconf, u8 sta_id)
  180. {
  181. int ret = 0;
  182. keyconf->hw_key_idx = HW_KEY_DYNAMIC;
  183. switch (keyconf->alg) {
  184. case ALG_CCMP:
  185. ret = iwl3945_set_ccmp_dynamic_key_info(priv, keyconf, sta_id);
  186. break;
  187. case ALG_TKIP:
  188. ret = iwl3945_set_tkip_dynamic_key_info(priv, keyconf, sta_id);
  189. break;
  190. case ALG_WEP:
  191. ret = iwl3945_set_wep_dynamic_key_info(priv, keyconf, sta_id);
  192. break;
  193. default:
  194. IWL_ERR(priv, "Unknown alg: %s alg = %d\n", __func__, keyconf->alg);
  195. ret = -EINVAL;
  196. }
  197. IWL_DEBUG_WEP(priv, "Set dynamic key: alg= %d len=%d idx=%d sta=%d ret=%d\n",
  198. keyconf->alg, keyconf->keylen, keyconf->keyidx,
  199. sta_id, ret);
  200. return ret;
  201. }
  202. static int iwl3945_remove_static_key(struct iwl_priv *priv)
  203. {
  204. int ret = -EOPNOTSUPP;
  205. return ret;
  206. }
  207. static int iwl3945_set_static_key(struct iwl_priv *priv,
  208. struct ieee80211_key_conf *key)
  209. {
  210. if (key->alg == ALG_WEP)
  211. return -EOPNOTSUPP;
  212. IWL_ERR(priv, "Static key invalid: alg %d\n", key->alg);
  213. return -EINVAL;
  214. }
  215. static void iwl3945_clear_free_frames(struct iwl_priv *priv)
  216. {
  217. struct list_head *element;
  218. IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
  219. priv->frames_count);
  220. while (!list_empty(&priv->free_frames)) {
  221. element = priv->free_frames.next;
  222. list_del(element);
  223. kfree(list_entry(element, struct iwl3945_frame, list));
  224. priv->frames_count--;
  225. }
  226. if (priv->frames_count) {
  227. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  228. priv->frames_count);
  229. priv->frames_count = 0;
  230. }
  231. }
  232. static struct iwl3945_frame *iwl3945_get_free_frame(struct iwl_priv *priv)
  233. {
  234. struct iwl3945_frame *frame;
  235. struct list_head *element;
  236. if (list_empty(&priv->free_frames)) {
  237. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  238. if (!frame) {
  239. IWL_ERR(priv, "Could not allocate frame!\n");
  240. return NULL;
  241. }
  242. priv->frames_count++;
  243. return frame;
  244. }
  245. element = priv->free_frames.next;
  246. list_del(element);
  247. return list_entry(element, struct iwl3945_frame, list);
  248. }
  249. static void iwl3945_free_frame(struct iwl_priv *priv, struct iwl3945_frame *frame)
  250. {
  251. memset(frame, 0, sizeof(*frame));
  252. list_add(&frame->list, &priv->free_frames);
  253. }
  254. unsigned int iwl3945_fill_beacon_frame(struct iwl_priv *priv,
  255. struct ieee80211_hdr *hdr,
  256. int left)
  257. {
  258. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  259. ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
  260. (priv->iw_mode != NL80211_IFTYPE_AP)))
  261. return 0;
  262. if (priv->ibss_beacon->len > left)
  263. return 0;
  264. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  265. return priv->ibss_beacon->len;
  266. }
  267. static int iwl3945_send_beacon_cmd(struct iwl_priv *priv)
  268. {
  269. struct iwl3945_frame *frame;
  270. unsigned int frame_size;
  271. int rc;
  272. u8 rate;
  273. frame = iwl3945_get_free_frame(priv);
  274. if (!frame) {
  275. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  276. "command.\n");
  277. return -ENOMEM;
  278. }
  279. rate = iwl_rate_get_lowest_plcp(priv);
  280. frame_size = iwl3945_hw_get_beacon_cmd(priv, frame, rate);
  281. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  282. &frame->u.cmd[0]);
  283. iwl3945_free_frame(priv, frame);
  284. return rc;
  285. }
  286. static void iwl3945_unset_hw_params(struct iwl_priv *priv)
  287. {
  288. if (priv->_3945.shared_virt)
  289. dma_free_coherent(&priv->pci_dev->dev,
  290. sizeof(struct iwl3945_shared),
  291. priv->_3945.shared_virt,
  292. priv->_3945.shared_phys);
  293. }
  294. static void iwl3945_build_tx_cmd_hwcrypto(struct iwl_priv *priv,
  295. struct ieee80211_tx_info *info,
  296. struct iwl_device_cmd *cmd,
  297. struct sk_buff *skb_frag,
  298. int sta_id)
  299. {
  300. struct iwl3945_tx_cmd *tx_cmd = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
  301. struct iwl_hw_key *keyinfo = &priv->stations[sta_id].keyinfo;
  302. switch (keyinfo->alg) {
  303. case ALG_CCMP:
  304. tx_cmd->sec_ctl = TX_CMD_SEC_CCM;
  305. memcpy(tx_cmd->key, keyinfo->key, keyinfo->keylen);
  306. IWL_DEBUG_TX(priv, "tx_cmd with AES hwcrypto\n");
  307. break;
  308. case ALG_TKIP:
  309. break;
  310. case ALG_WEP:
  311. tx_cmd->sec_ctl = TX_CMD_SEC_WEP |
  312. (info->control.hw_key->hw_key_idx & TX_CMD_SEC_MSK) << TX_CMD_SEC_SHIFT;
  313. if (keyinfo->keylen == 13)
  314. tx_cmd->sec_ctl |= TX_CMD_SEC_KEY128;
  315. memcpy(&tx_cmd->key[3], keyinfo->key, keyinfo->keylen);
  316. IWL_DEBUG_TX(priv, "Configuring packet for WEP encryption "
  317. "with key %d\n", info->control.hw_key->hw_key_idx);
  318. break;
  319. default:
  320. IWL_ERR(priv, "Unknown encode alg %d\n", keyinfo->alg);
  321. break;
  322. }
  323. }
  324. /*
  325. * handle build REPLY_TX command notification.
  326. */
  327. static void iwl3945_build_tx_cmd_basic(struct iwl_priv *priv,
  328. struct iwl_device_cmd *cmd,
  329. struct ieee80211_tx_info *info,
  330. struct ieee80211_hdr *hdr, u8 std_id)
  331. {
  332. struct iwl3945_tx_cmd *tx_cmd = (struct iwl3945_tx_cmd *)cmd->cmd.payload;
  333. __le32 tx_flags = tx_cmd->tx_flags;
  334. __le16 fc = hdr->frame_control;
  335. tx_cmd->stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  336. if (!(info->flags & IEEE80211_TX_CTL_NO_ACK)) {
  337. tx_flags |= TX_CMD_FLG_ACK_MSK;
  338. if (ieee80211_is_mgmt(fc))
  339. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  340. if (ieee80211_is_probe_resp(fc) &&
  341. !(le16_to_cpu(hdr->seq_ctrl) & 0xf))
  342. tx_flags |= TX_CMD_FLG_TSF_MSK;
  343. } else {
  344. tx_flags &= (~TX_CMD_FLG_ACK_MSK);
  345. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  346. }
  347. tx_cmd->sta_id = std_id;
  348. if (ieee80211_has_morefrags(fc))
  349. tx_flags |= TX_CMD_FLG_MORE_FRAG_MSK;
  350. if (ieee80211_is_data_qos(fc)) {
  351. u8 *qc = ieee80211_get_qos_ctl(hdr);
  352. tx_cmd->tid_tspec = qc[0] & 0xf;
  353. tx_flags &= ~TX_CMD_FLG_SEQ_CTL_MSK;
  354. } else {
  355. tx_flags |= TX_CMD_FLG_SEQ_CTL_MSK;
  356. }
  357. priv->cfg->ops->utils->rts_tx_cmd_flag(info, &tx_flags);
  358. if ((tx_flags & TX_CMD_FLG_RTS_MSK) || (tx_flags & TX_CMD_FLG_CTS_MSK))
  359. tx_flags |= TX_CMD_FLG_FULL_TXOP_PROT_MSK;
  360. tx_flags &= ~(TX_CMD_FLG_ANT_SEL_MSK);
  361. if (ieee80211_is_mgmt(fc)) {
  362. if (ieee80211_is_assoc_req(fc) || ieee80211_is_reassoc_req(fc))
  363. tx_cmd->timeout.pm_frame_timeout = cpu_to_le16(3);
  364. else
  365. tx_cmd->timeout.pm_frame_timeout = cpu_to_le16(2);
  366. } else {
  367. tx_cmd->timeout.pm_frame_timeout = 0;
  368. }
  369. tx_cmd->driver_txop = 0;
  370. tx_cmd->tx_flags = tx_flags;
  371. tx_cmd->next_frame_len = 0;
  372. }
  373. /*
  374. * start REPLY_TX command process
  375. */
  376. static int iwl3945_tx_skb(struct iwl_priv *priv, struct sk_buff *skb)
  377. {
  378. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
  379. struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);
  380. struct iwl3945_tx_cmd *tx_cmd;
  381. struct iwl_tx_queue *txq = NULL;
  382. struct iwl_queue *q = NULL;
  383. struct iwl_device_cmd *out_cmd;
  384. struct iwl_cmd_meta *out_meta;
  385. dma_addr_t phys_addr;
  386. dma_addr_t txcmd_phys;
  387. int txq_id = skb_get_queue_mapping(skb);
  388. u16 len, idx, len_org, hdr_len; /* TODO: len_org is not used */
  389. u8 id;
  390. u8 unicast;
  391. u8 sta_id;
  392. u8 tid = 0;
  393. u16 seq_number = 0;
  394. __le16 fc;
  395. u8 wait_write_ptr = 0;
  396. u8 *qc = NULL;
  397. unsigned long flags;
  398. spin_lock_irqsave(&priv->lock, flags);
  399. if (iwl_is_rfkill(priv)) {
  400. IWL_DEBUG_DROP(priv, "Dropping - RF KILL\n");
  401. goto drop_unlock;
  402. }
  403. if ((ieee80211_get_tx_rate(priv->hw, info)->hw_value & 0xFF) == IWL_INVALID_RATE) {
  404. IWL_ERR(priv, "ERROR: No TX rate available.\n");
  405. goto drop_unlock;
  406. }
  407. unicast = !is_multicast_ether_addr(hdr->addr1);
  408. id = 0;
  409. fc = hdr->frame_control;
  410. #ifdef CONFIG_IWLWIFI_DEBUG
  411. if (ieee80211_is_auth(fc))
  412. IWL_DEBUG_TX(priv, "Sending AUTH frame\n");
  413. else if (ieee80211_is_assoc_req(fc))
  414. IWL_DEBUG_TX(priv, "Sending ASSOC frame\n");
  415. else if (ieee80211_is_reassoc_req(fc))
  416. IWL_DEBUG_TX(priv, "Sending REASSOC frame\n");
  417. #endif
  418. spin_unlock_irqrestore(&priv->lock, flags);
  419. hdr_len = ieee80211_hdrlen(fc);
  420. /* Find index into station table for destination station */
  421. if (!info->control.sta)
  422. sta_id = priv->hw_params.bcast_sta_id;
  423. else
  424. sta_id = iwl_sta_id(info->control.sta);
  425. if (sta_id == IWL_INVALID_STATION) {
  426. IWL_DEBUG_DROP(priv, "Dropping - INVALID STATION: %pM\n",
  427. hdr->addr1);
  428. goto drop;
  429. }
  430. IWL_DEBUG_RATE(priv, "station Id %d\n", sta_id);
  431. if (ieee80211_is_data_qos(fc)) {
  432. qc = ieee80211_get_qos_ctl(hdr);
  433. tid = qc[0] & IEEE80211_QOS_CTL_TID_MASK;
  434. if (unlikely(tid >= MAX_TID_COUNT))
  435. goto drop;
  436. seq_number = priv->stations[sta_id].tid[tid].seq_number &
  437. IEEE80211_SCTL_SEQ;
  438. hdr->seq_ctrl = cpu_to_le16(seq_number) |
  439. (hdr->seq_ctrl &
  440. cpu_to_le16(IEEE80211_SCTL_FRAG));
  441. seq_number += 0x10;
  442. }
  443. /* Descriptor for chosen Tx queue */
  444. txq = &priv->txq[txq_id];
  445. q = &txq->q;
  446. if ((iwl_queue_space(q) < q->high_mark))
  447. goto drop;
  448. spin_lock_irqsave(&priv->lock, flags);
  449. idx = get_cmd_index(q, q->write_ptr, 0);
  450. /* Set up driver data for this TFD */
  451. memset(&(txq->txb[q->write_ptr]), 0, sizeof(struct iwl_tx_info));
  452. txq->txb[q->write_ptr].skb[0] = skb;
  453. /* Init first empty entry in queue's array of Tx/cmd buffers */
  454. out_cmd = txq->cmd[idx];
  455. out_meta = &txq->meta[idx];
  456. tx_cmd = (struct iwl3945_tx_cmd *)out_cmd->cmd.payload;
  457. memset(&out_cmd->hdr, 0, sizeof(out_cmd->hdr));
  458. memset(tx_cmd, 0, sizeof(*tx_cmd));
  459. /*
  460. * Set up the Tx-command (not MAC!) header.
  461. * Store the chosen Tx queue and TFD index within the sequence field;
  462. * after Tx, uCode's Tx response will return this value so driver can
  463. * locate the frame within the tx queue and do post-tx processing.
  464. */
  465. out_cmd->hdr.cmd = REPLY_TX;
  466. out_cmd->hdr.sequence = cpu_to_le16((u16)(QUEUE_TO_SEQ(txq_id) |
  467. INDEX_TO_SEQ(q->write_ptr)));
  468. /* Copy MAC header from skb into command buffer */
  469. memcpy(tx_cmd->hdr, hdr, hdr_len);
  470. if (info->control.hw_key)
  471. iwl3945_build_tx_cmd_hwcrypto(priv, info, out_cmd, skb, sta_id);
  472. /* TODO need this for burst mode later on */
  473. iwl3945_build_tx_cmd_basic(priv, out_cmd, info, hdr, sta_id);
  474. /* set is_hcca to 0; it probably will never be implemented */
  475. iwl3945_hw_build_tx_cmd_rate(priv, out_cmd, info, hdr, sta_id, 0);
  476. /* Total # bytes to be transmitted */
  477. len = (u16)skb->len;
  478. tx_cmd->len = cpu_to_le16(len);
  479. iwl_dbg_log_tx_data_frame(priv, len, hdr);
  480. iwl_update_stats(priv, true, fc, len);
  481. tx_cmd->tx_flags &= ~TX_CMD_FLG_ANT_A_MSK;
  482. tx_cmd->tx_flags &= ~TX_CMD_FLG_ANT_B_MSK;
  483. if (!ieee80211_has_morefrags(hdr->frame_control)) {
  484. txq->need_update = 1;
  485. if (qc)
  486. priv->stations[sta_id].tid[tid].seq_number = seq_number;
  487. } else {
  488. wait_write_ptr = 1;
  489. txq->need_update = 0;
  490. }
  491. IWL_DEBUG_TX(priv, "sequence nr = 0X%x\n",
  492. le16_to_cpu(out_cmd->hdr.sequence));
  493. IWL_DEBUG_TX(priv, "tx_flags = 0X%x\n", le32_to_cpu(tx_cmd->tx_flags));
  494. iwl_print_hex_dump(priv, IWL_DL_TX, tx_cmd, sizeof(*tx_cmd));
  495. iwl_print_hex_dump(priv, IWL_DL_TX, (u8 *)tx_cmd->hdr,
  496. ieee80211_hdrlen(fc));
  497. /*
  498. * Use the first empty entry in this queue's command buffer array
  499. * to contain the Tx command and MAC header concatenated together
  500. * (payload data will be in another buffer).
  501. * Size of this varies, due to varying MAC header length.
  502. * If end is not dword aligned, we'll have 2 extra bytes at the end
  503. * of the MAC header (device reads on dword boundaries).
  504. * We'll tell device about this padding later.
  505. */
  506. len = sizeof(struct iwl3945_tx_cmd) +
  507. sizeof(struct iwl_cmd_header) + hdr_len;
  508. len_org = len;
  509. len = (len + 3) & ~3;
  510. if (len_org != len)
  511. len_org = 1;
  512. else
  513. len_org = 0;
  514. /* Physical address of this Tx command's header (not MAC header!),
  515. * within command buffer array. */
  516. txcmd_phys = pci_map_single(priv->pci_dev, &out_cmd->hdr,
  517. len, PCI_DMA_TODEVICE);
  518. /* we do not map meta data ... so we can safely access address to
  519. * provide to unmap command*/
  520. pci_unmap_addr_set(out_meta, mapping, txcmd_phys);
  521. pci_unmap_len_set(out_meta, len, len);
  522. /* Add buffer containing Tx command and MAC(!) header to TFD's
  523. * first entry */
  524. priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
  525. txcmd_phys, len, 1, 0);
  526. /* Set up TFD's 2nd entry to point directly to remainder of skb,
  527. * if any (802.11 null frames have no payload). */
  528. len = skb->len - hdr_len;
  529. if (len) {
  530. phys_addr = pci_map_single(priv->pci_dev, skb->data + hdr_len,
  531. len, PCI_DMA_TODEVICE);
  532. priv->cfg->ops->lib->txq_attach_buf_to_tfd(priv, txq,
  533. phys_addr, len,
  534. 0, U32_PAD(len));
  535. }
  536. /* Tell device the write index *just past* this latest filled TFD */
  537. q->write_ptr = iwl_queue_inc_wrap(q->write_ptr, q->n_bd);
  538. iwl_txq_update_write_ptr(priv, txq);
  539. spin_unlock_irqrestore(&priv->lock, flags);
  540. if ((iwl_queue_space(q) < q->high_mark)
  541. && priv->mac80211_registered) {
  542. if (wait_write_ptr) {
  543. spin_lock_irqsave(&priv->lock, flags);
  544. txq->need_update = 1;
  545. iwl_txq_update_write_ptr(priv, txq);
  546. spin_unlock_irqrestore(&priv->lock, flags);
  547. }
  548. iwl_stop_queue(priv, skb_get_queue_mapping(skb));
  549. }
  550. return 0;
  551. drop_unlock:
  552. spin_unlock_irqrestore(&priv->lock, flags);
  553. drop:
  554. return -1;
  555. }
  556. #define BEACON_TIME_MASK_LOW 0x00FFFFFF
  557. #define BEACON_TIME_MASK_HIGH 0xFF000000
  558. #define TIME_UNIT 1024
  559. /*
  560. * extended beacon time format
  561. * time in usec will be changed into a 32-bit value in 8:24 format
  562. * the high 1 byte is the beacon counts
  563. * the lower 3 bytes is the time in usec within one beacon interval
  564. */
  565. static u32 iwl3945_usecs_to_beacons(u32 usec, u32 beacon_interval)
  566. {
  567. u32 quot;
  568. u32 rem;
  569. u32 interval = beacon_interval * 1024;
  570. if (!interval || !usec)
  571. return 0;
  572. quot = (usec / interval) & (BEACON_TIME_MASK_HIGH >> 24);
  573. rem = (usec % interval) & BEACON_TIME_MASK_LOW;
  574. return (quot << 24) + rem;
  575. }
  576. /* base is usually what we get from ucode with each received frame,
  577. * the same as HW timer counter counting down
  578. */
  579. static __le32 iwl3945_add_beacon_time(u32 base, u32 addon, u32 beacon_interval)
  580. {
  581. u32 base_low = base & BEACON_TIME_MASK_LOW;
  582. u32 addon_low = addon & BEACON_TIME_MASK_LOW;
  583. u32 interval = beacon_interval * TIME_UNIT;
  584. u32 res = (base & BEACON_TIME_MASK_HIGH) +
  585. (addon & BEACON_TIME_MASK_HIGH);
  586. if (base_low > addon_low)
  587. res += base_low - addon_low;
  588. else if (base_low < addon_low) {
  589. res += interval + base_low - addon_low;
  590. res += (1 << 24);
  591. } else
  592. res += (1 << 24);
  593. return cpu_to_le32(res);
  594. }
  595. static int iwl3945_get_measurement(struct iwl_priv *priv,
  596. struct ieee80211_measurement_params *params,
  597. u8 type)
  598. {
  599. struct iwl_spectrum_cmd spectrum;
  600. struct iwl_rx_packet *pkt;
  601. struct iwl_host_cmd cmd = {
  602. .id = REPLY_SPECTRUM_MEASUREMENT_CMD,
  603. .data = (void *)&spectrum,
  604. .flags = CMD_WANT_SKB,
  605. };
  606. u32 add_time = le64_to_cpu(params->start_time);
  607. int rc;
  608. int spectrum_resp_status;
  609. int duration = le16_to_cpu(params->duration);
  610. if (iwl_is_associated(priv))
  611. add_time =
  612. iwl3945_usecs_to_beacons(
  613. le64_to_cpu(params->start_time) - priv->_3945.last_tsf,
  614. le16_to_cpu(priv->rxon_timing.beacon_interval));
  615. memset(&spectrum, 0, sizeof(spectrum));
  616. spectrum.channel_count = cpu_to_le16(1);
  617. spectrum.flags =
  618. RXON_FLG_TSF2HOST_MSK | RXON_FLG_ANT_A_MSK | RXON_FLG_DIS_DIV_MSK;
  619. spectrum.filter_flags = MEASUREMENT_FILTER_FLAG;
  620. cmd.len = sizeof(spectrum);
  621. spectrum.len = cpu_to_le16(cmd.len - sizeof(spectrum.len));
  622. if (iwl_is_associated(priv))
  623. spectrum.start_time =
  624. iwl3945_add_beacon_time(priv->_3945.last_beacon_time,
  625. add_time,
  626. le16_to_cpu(priv->rxon_timing.beacon_interval));
  627. else
  628. spectrum.start_time = 0;
  629. spectrum.channels[0].duration = cpu_to_le32(duration * TIME_UNIT);
  630. spectrum.channels[0].channel = params->channel;
  631. spectrum.channels[0].type = type;
  632. if (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK)
  633. spectrum.flags |= RXON_FLG_BAND_24G_MSK |
  634. RXON_FLG_AUTO_DETECT_MSK | RXON_FLG_TGG_PROTECT_MSK;
  635. rc = iwl_send_cmd_sync(priv, &cmd);
  636. if (rc)
  637. return rc;
  638. pkt = (struct iwl_rx_packet *)cmd.reply_page;
  639. if (pkt->hdr.flags & IWL_CMD_FAILED_MSK) {
  640. IWL_ERR(priv, "Bad return from REPLY_RX_ON_ASSOC command\n");
  641. rc = -EIO;
  642. }
  643. spectrum_resp_status = le16_to_cpu(pkt->u.spectrum.status);
  644. switch (spectrum_resp_status) {
  645. case 0: /* Command will be handled */
  646. if (pkt->u.spectrum.id != 0xff) {
  647. IWL_DEBUG_INFO(priv, "Replaced existing measurement: %d\n",
  648. pkt->u.spectrum.id);
  649. priv->measurement_status &= ~MEASUREMENT_READY;
  650. }
  651. priv->measurement_status |= MEASUREMENT_ACTIVE;
  652. rc = 0;
  653. break;
  654. case 1: /* Command will not be handled */
  655. rc = -EAGAIN;
  656. break;
  657. }
  658. iwl_free_pages(priv, cmd.reply_page);
  659. return rc;
  660. }
  661. static void iwl3945_rx_reply_alive(struct iwl_priv *priv,
  662. struct iwl_rx_mem_buffer *rxb)
  663. {
  664. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  665. struct iwl_alive_resp *palive;
  666. struct delayed_work *pwork;
  667. palive = &pkt->u.alive_frame;
  668. IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
  669. "0x%01X 0x%01X\n",
  670. palive->is_valid, palive->ver_type,
  671. palive->ver_subtype);
  672. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  673. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  674. memcpy(&priv->card_alive_init, &pkt->u.alive_frame,
  675. sizeof(struct iwl_alive_resp));
  676. pwork = &priv->init_alive_start;
  677. } else {
  678. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  679. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  680. sizeof(struct iwl_alive_resp));
  681. pwork = &priv->alive_start;
  682. iwl3945_disable_events(priv);
  683. }
  684. /* We delay the ALIVE response by 5ms to
  685. * give the HW RF Kill time to activate... */
  686. if (palive->is_valid == UCODE_VALID_OK)
  687. queue_delayed_work(priv->workqueue, pwork,
  688. msecs_to_jiffies(5));
  689. else
  690. IWL_WARN(priv, "uCode did not respond OK.\n");
  691. }
  692. static void iwl3945_rx_reply_add_sta(struct iwl_priv *priv,
  693. struct iwl_rx_mem_buffer *rxb)
  694. {
  695. #ifdef CONFIG_IWLWIFI_DEBUG
  696. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  697. #endif
  698. IWL_DEBUG_RX(priv, "Received REPLY_ADD_STA: 0x%02X\n", pkt->u.status);
  699. return;
  700. }
  701. static void iwl3945_bg_beacon_update(struct work_struct *work)
  702. {
  703. struct iwl_priv *priv =
  704. container_of(work, struct iwl_priv, beacon_update);
  705. struct sk_buff *beacon;
  706. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  707. beacon = ieee80211_beacon_get(priv->hw, priv->vif);
  708. if (!beacon) {
  709. IWL_ERR(priv, "update beacon failed\n");
  710. return;
  711. }
  712. mutex_lock(&priv->mutex);
  713. /* new beacon skb is allocated every time; dispose previous.*/
  714. if (priv->ibss_beacon)
  715. dev_kfree_skb(priv->ibss_beacon);
  716. priv->ibss_beacon = beacon;
  717. mutex_unlock(&priv->mutex);
  718. iwl3945_send_beacon_cmd(priv);
  719. }
  720. static void iwl3945_rx_beacon_notif(struct iwl_priv *priv,
  721. struct iwl_rx_mem_buffer *rxb)
  722. {
  723. #ifdef CONFIG_IWLWIFI_DEBUG
  724. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  725. struct iwl3945_beacon_notif *beacon = &(pkt->u.beacon_status);
  726. u8 rate = beacon->beacon_notify_hdr.rate;
  727. IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
  728. "tsf %d %d rate %d\n",
  729. le32_to_cpu(beacon->beacon_notify_hdr.status) & TX_STATUS_MSK,
  730. beacon->beacon_notify_hdr.failure_frame,
  731. le32_to_cpu(beacon->ibss_mgr_status),
  732. le32_to_cpu(beacon->high_tsf),
  733. le32_to_cpu(beacon->low_tsf), rate);
  734. #endif
  735. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  736. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  737. queue_work(priv->workqueue, &priv->beacon_update);
  738. }
  739. /* Handle notification from uCode that card's power state is changing
  740. * due to software, hardware, or critical temperature RFKILL */
  741. static void iwl3945_rx_card_state_notif(struct iwl_priv *priv,
  742. struct iwl_rx_mem_buffer *rxb)
  743. {
  744. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  745. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  746. unsigned long status = priv->status;
  747. IWL_WARN(priv, "Card state received: HW:%s SW:%s\n",
  748. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  749. (flags & SW_CARD_DISABLED) ? "Kill" : "On");
  750. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  751. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  752. if (flags & HW_CARD_DISABLED)
  753. set_bit(STATUS_RF_KILL_HW, &priv->status);
  754. else
  755. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  756. iwl_scan_cancel(priv);
  757. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  758. test_bit(STATUS_RF_KILL_HW, &priv->status)))
  759. wiphy_rfkill_set_hw_state(priv->hw->wiphy,
  760. test_bit(STATUS_RF_KILL_HW, &priv->status));
  761. else
  762. wake_up_interruptible(&priv->wait_command_queue);
  763. }
  764. /**
  765. * iwl3945_setup_rx_handlers - Initialize Rx handler callbacks
  766. *
  767. * Setup the RX handlers for each of the reply types sent from the uCode
  768. * to the host.
  769. *
  770. * This function chains into the hardware specific files for them to setup
  771. * any hardware specific handlers as well.
  772. */
  773. static void iwl3945_setup_rx_handlers(struct iwl_priv *priv)
  774. {
  775. priv->rx_handlers[REPLY_ALIVE] = iwl3945_rx_reply_alive;
  776. priv->rx_handlers[REPLY_ADD_STA] = iwl3945_rx_reply_add_sta;
  777. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  778. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  779. priv->rx_handlers[SPECTRUM_MEASURE_NOTIFICATION] =
  780. iwl_rx_spectrum_measure_notif;
  781. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  782. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  783. iwl_rx_pm_debug_statistics_notif;
  784. priv->rx_handlers[BEACON_NOTIFICATION] = iwl3945_rx_beacon_notif;
  785. /*
  786. * The same handler is used for both the REPLY to a discrete
  787. * statistics request from the host as well as for the periodic
  788. * statistics notifications (after received beacons) from the uCode.
  789. */
  790. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl3945_reply_statistics;
  791. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl3945_hw_rx_statistics;
  792. iwl_setup_rx_scan_handlers(priv);
  793. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl3945_rx_card_state_notif;
  794. /* Set up hardware specific Rx handlers */
  795. iwl3945_hw_rx_handler_setup(priv);
  796. }
  797. /************************** RX-FUNCTIONS ****************************/
  798. /*
  799. * Rx theory of operation
  800. *
  801. * The host allocates 32 DMA target addresses and passes the host address
  802. * to the firmware at register IWL_RFDS_TABLE_LOWER + N * RFD_SIZE where N is
  803. * 0 to 31
  804. *
  805. * Rx Queue Indexes
  806. * The host/firmware share two index registers for managing the Rx buffers.
  807. *
  808. * The READ index maps to the first position that the firmware may be writing
  809. * to -- the driver can read up to (but not including) this position and get
  810. * good data.
  811. * The READ index is managed by the firmware once the card is enabled.
  812. *
  813. * The WRITE index maps to the last position the driver has read from -- the
  814. * position preceding WRITE is the last slot the firmware can place a packet.
  815. *
  816. * The queue is empty (no good data) if WRITE = READ - 1, and is full if
  817. * WRITE = READ.
  818. *
  819. * During initialization, the host sets up the READ queue position to the first
  820. * INDEX position, and WRITE to the last (READ - 1 wrapped)
  821. *
  822. * When the firmware places a packet in a buffer, it will advance the READ index
  823. * and fire the RX interrupt. The driver can then query the READ index and
  824. * process as many packets as possible, moving the WRITE index forward as it
  825. * resets the Rx queue buffers with new memory.
  826. *
  827. * The management in the driver is as follows:
  828. * + A list of pre-allocated SKBs is stored in iwl->rxq->rx_free. When
  829. * iwl->rxq->free_count drops to or below RX_LOW_WATERMARK, work is scheduled
  830. * to replenish the iwl->rxq->rx_free.
  831. * + In iwl3945_rx_replenish (scheduled) if 'processed' != 'read' then the
  832. * iwl->rxq is replenished and the READ INDEX is updated (updating the
  833. * 'processed' and 'read' driver indexes as well)
  834. * + A received packet is processed and handed to the kernel network stack,
  835. * detached from the iwl->rxq. The driver 'processed' index is updated.
  836. * + The Host/Firmware iwl->rxq is replenished at tasklet time from the rx_free
  837. * list. If there are no allocated buffers in iwl->rxq->rx_free, the READ
  838. * INDEX is not incremented and iwl->status(RX_STALLED) is set. If there
  839. * were enough free buffers and RX_STALLED is set it is cleared.
  840. *
  841. *
  842. * Driver sequence:
  843. *
  844. * iwl3945_rx_replenish() Replenishes rx_free list from rx_used, and calls
  845. * iwl3945_rx_queue_restock
  846. * iwl3945_rx_queue_restock() Moves available buffers from rx_free into Rx
  847. * queue, updates firmware pointers, and updates
  848. * the WRITE index. If insufficient rx_free buffers
  849. * are available, schedules iwl3945_rx_replenish
  850. *
  851. * -- enable interrupts --
  852. * ISR - iwl3945_rx() Detach iwl_rx_mem_buffers from pool up to the
  853. * READ INDEX, detaching the SKB from the pool.
  854. * Moves the packet buffer from queue to rx_used.
  855. * Calls iwl3945_rx_queue_restock to refill any empty
  856. * slots.
  857. * ...
  858. *
  859. */
  860. /**
  861. * iwl3945_dma_addr2rbd_ptr - convert a DMA address to a uCode read buffer ptr
  862. */
  863. static inline __le32 iwl3945_dma_addr2rbd_ptr(struct iwl_priv *priv,
  864. dma_addr_t dma_addr)
  865. {
  866. return cpu_to_le32((u32)dma_addr);
  867. }
  868. /**
  869. * iwl3945_rx_queue_restock - refill RX queue from pre-allocated pool
  870. *
  871. * If there are slots in the RX queue that need to be restocked,
  872. * and we have free pre-allocated buffers, fill the ranks as much
  873. * as we can, pulling from rx_free.
  874. *
  875. * This moves the 'write' index forward to catch up with 'processed', and
  876. * also updates the memory address in the firmware to reference the new
  877. * target buffer.
  878. */
  879. static void iwl3945_rx_queue_restock(struct iwl_priv *priv)
  880. {
  881. struct iwl_rx_queue *rxq = &priv->rxq;
  882. struct list_head *element;
  883. struct iwl_rx_mem_buffer *rxb;
  884. unsigned long flags;
  885. int write;
  886. spin_lock_irqsave(&rxq->lock, flags);
  887. write = rxq->write & ~0x7;
  888. while ((iwl_rx_queue_space(rxq) > 0) && (rxq->free_count)) {
  889. /* Get next free Rx buffer, remove from free list */
  890. element = rxq->rx_free.next;
  891. rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
  892. list_del(element);
  893. /* Point to Rx buffer via next RBD in circular buffer */
  894. rxq->bd[rxq->write] = iwl3945_dma_addr2rbd_ptr(priv, rxb->page_dma);
  895. rxq->queue[rxq->write] = rxb;
  896. rxq->write = (rxq->write + 1) & RX_QUEUE_MASK;
  897. rxq->free_count--;
  898. }
  899. spin_unlock_irqrestore(&rxq->lock, flags);
  900. /* If the pre-allocated buffer pool is dropping low, schedule to
  901. * refill it */
  902. if (rxq->free_count <= RX_LOW_WATERMARK)
  903. queue_work(priv->workqueue, &priv->rx_replenish);
  904. /* If we've added more space for the firmware to place data, tell it.
  905. * Increment device's write pointer in multiples of 8. */
  906. if ((rxq->write_actual != (rxq->write & ~0x7))
  907. || (abs(rxq->write - rxq->read) > 7)) {
  908. spin_lock_irqsave(&rxq->lock, flags);
  909. rxq->need_update = 1;
  910. spin_unlock_irqrestore(&rxq->lock, flags);
  911. iwl_rx_queue_update_write_ptr(priv, rxq);
  912. }
  913. }
  914. /**
  915. * iwl3945_rx_replenish - Move all used packet from rx_used to rx_free
  916. *
  917. * When moving to rx_free an SKB is allocated for the slot.
  918. *
  919. * Also restock the Rx queue via iwl3945_rx_queue_restock.
  920. * This is called as a scheduled work item (except for during initialization)
  921. */
  922. static void iwl3945_rx_allocate(struct iwl_priv *priv, gfp_t priority)
  923. {
  924. struct iwl_rx_queue *rxq = &priv->rxq;
  925. struct list_head *element;
  926. struct iwl_rx_mem_buffer *rxb;
  927. struct page *page;
  928. unsigned long flags;
  929. gfp_t gfp_mask = priority;
  930. while (1) {
  931. spin_lock_irqsave(&rxq->lock, flags);
  932. if (list_empty(&rxq->rx_used)) {
  933. spin_unlock_irqrestore(&rxq->lock, flags);
  934. return;
  935. }
  936. spin_unlock_irqrestore(&rxq->lock, flags);
  937. if (rxq->free_count > RX_LOW_WATERMARK)
  938. gfp_mask |= __GFP_NOWARN;
  939. if (priv->hw_params.rx_page_order > 0)
  940. gfp_mask |= __GFP_COMP;
  941. /* Alloc a new receive buffer */
  942. page = alloc_pages(gfp_mask, priv->hw_params.rx_page_order);
  943. if (!page) {
  944. if (net_ratelimit())
  945. IWL_DEBUG_INFO(priv, "Failed to allocate SKB buffer.\n");
  946. if ((rxq->free_count <= RX_LOW_WATERMARK) &&
  947. net_ratelimit())
  948. IWL_CRIT(priv, "Failed to allocate SKB buffer with %s. Only %u free buffers remaining.\n",
  949. priority == GFP_ATOMIC ? "GFP_ATOMIC" : "GFP_KERNEL",
  950. rxq->free_count);
  951. /* We don't reschedule replenish work here -- we will
  952. * call the restock method and if it still needs
  953. * more buffers it will schedule replenish */
  954. break;
  955. }
  956. spin_lock_irqsave(&rxq->lock, flags);
  957. if (list_empty(&rxq->rx_used)) {
  958. spin_unlock_irqrestore(&rxq->lock, flags);
  959. __free_pages(page, priv->hw_params.rx_page_order);
  960. return;
  961. }
  962. element = rxq->rx_used.next;
  963. rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
  964. list_del(element);
  965. spin_unlock_irqrestore(&rxq->lock, flags);
  966. rxb->page = page;
  967. /* Get physical address of RB/SKB */
  968. rxb->page_dma = pci_map_page(priv->pci_dev, page, 0,
  969. PAGE_SIZE << priv->hw_params.rx_page_order,
  970. PCI_DMA_FROMDEVICE);
  971. spin_lock_irqsave(&rxq->lock, flags);
  972. list_add_tail(&rxb->list, &rxq->rx_free);
  973. rxq->free_count++;
  974. priv->alloc_rxb_page++;
  975. spin_unlock_irqrestore(&rxq->lock, flags);
  976. }
  977. }
  978. void iwl3945_rx_queue_reset(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
  979. {
  980. unsigned long flags;
  981. int i;
  982. spin_lock_irqsave(&rxq->lock, flags);
  983. INIT_LIST_HEAD(&rxq->rx_free);
  984. INIT_LIST_HEAD(&rxq->rx_used);
  985. /* Fill the rx_used queue with _all_ of the Rx buffers */
  986. for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) {
  987. /* In the reset function, these buffers may have been allocated
  988. * to an SKB, so we need to unmap and free potential storage */
  989. if (rxq->pool[i].page != NULL) {
  990. pci_unmap_page(priv->pci_dev, rxq->pool[i].page_dma,
  991. PAGE_SIZE << priv->hw_params.rx_page_order,
  992. PCI_DMA_FROMDEVICE);
  993. __iwl_free_pages(priv, rxq->pool[i].page);
  994. rxq->pool[i].page = NULL;
  995. }
  996. list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
  997. }
  998. /* Set us so that we have processed and used all buffers, but have
  999. * not restocked the Rx queue with fresh buffers */
  1000. rxq->read = rxq->write = 0;
  1001. rxq->write_actual = 0;
  1002. rxq->free_count = 0;
  1003. spin_unlock_irqrestore(&rxq->lock, flags);
  1004. }
  1005. void iwl3945_rx_replenish(void *data)
  1006. {
  1007. struct iwl_priv *priv = data;
  1008. unsigned long flags;
  1009. iwl3945_rx_allocate(priv, GFP_KERNEL);
  1010. spin_lock_irqsave(&priv->lock, flags);
  1011. iwl3945_rx_queue_restock(priv);
  1012. spin_unlock_irqrestore(&priv->lock, flags);
  1013. }
  1014. static void iwl3945_rx_replenish_now(struct iwl_priv *priv)
  1015. {
  1016. iwl3945_rx_allocate(priv, GFP_ATOMIC);
  1017. iwl3945_rx_queue_restock(priv);
  1018. }
  1019. /* Assumes that the skb field of the buffers in 'pool' is kept accurate.
  1020. * If an SKB has been detached, the POOL needs to have its SKB set to NULL
  1021. * This free routine walks the list of POOL entries and if SKB is set to
  1022. * non NULL it is unmapped and freed
  1023. */
  1024. static void iwl3945_rx_queue_free(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
  1025. {
  1026. int i;
  1027. for (i = 0; i < RX_QUEUE_SIZE + RX_FREE_BUFFERS; i++) {
  1028. if (rxq->pool[i].page != NULL) {
  1029. pci_unmap_page(priv->pci_dev, rxq->pool[i].page_dma,
  1030. PAGE_SIZE << priv->hw_params.rx_page_order,
  1031. PCI_DMA_FROMDEVICE);
  1032. __iwl_free_pages(priv, rxq->pool[i].page);
  1033. rxq->pool[i].page = NULL;
  1034. }
  1035. }
  1036. dma_free_coherent(&priv->pci_dev->dev, 4 * RX_QUEUE_SIZE, rxq->bd,
  1037. rxq->dma_addr);
  1038. dma_free_coherent(&priv->pci_dev->dev, sizeof(struct iwl_rb_status),
  1039. rxq->rb_stts, rxq->rb_stts_dma);
  1040. rxq->bd = NULL;
  1041. rxq->rb_stts = NULL;
  1042. }
  1043. /* Convert linear signal-to-noise ratio into dB */
  1044. static u8 ratio2dB[100] = {
  1045. /* 0 1 2 3 4 5 6 7 8 9 */
  1046. 0, 0, 6, 10, 12, 14, 16, 17, 18, 19, /* 00 - 09 */
  1047. 20, 21, 22, 22, 23, 23, 24, 25, 26, 26, /* 10 - 19 */
  1048. 26, 26, 26, 27, 27, 28, 28, 28, 29, 29, /* 20 - 29 */
  1049. 29, 30, 30, 30, 31, 31, 31, 31, 32, 32, /* 30 - 39 */
  1050. 32, 32, 32, 33, 33, 33, 33, 33, 34, 34, /* 40 - 49 */
  1051. 34, 34, 34, 34, 35, 35, 35, 35, 35, 35, /* 50 - 59 */
  1052. 36, 36, 36, 36, 36, 36, 36, 37, 37, 37, /* 60 - 69 */
  1053. 37, 37, 37, 37, 37, 38, 38, 38, 38, 38, /* 70 - 79 */
  1054. 38, 38, 38, 38, 38, 39, 39, 39, 39, 39, /* 80 - 89 */
  1055. 39, 39, 39, 39, 39, 40, 40, 40, 40, 40 /* 90 - 99 */
  1056. };
  1057. /* Calculates a relative dB value from a ratio of linear
  1058. * (i.e. not dB) signal levels.
  1059. * Conversion assumes that levels are voltages (20*log), not powers (10*log). */
  1060. int iwl3945_calc_db_from_ratio(int sig_ratio)
  1061. {
  1062. /* 1000:1 or higher just report as 60 dB */
  1063. if (sig_ratio >= 1000)
  1064. return 60;
  1065. /* 100:1 or higher, divide by 10 and use table,
  1066. * add 20 dB to make up for divide by 10 */
  1067. if (sig_ratio >= 100)
  1068. return 20 + (int)ratio2dB[sig_ratio/10];
  1069. /* We shouldn't see this */
  1070. if (sig_ratio < 1)
  1071. return 0;
  1072. /* Use table for ratios 1:1 - 99:1 */
  1073. return (int)ratio2dB[sig_ratio];
  1074. }
  1075. /**
  1076. * iwl3945_rx_handle - Main entry function for receiving responses from uCode
  1077. *
  1078. * Uses the priv->rx_handlers callback function array to invoke
  1079. * the appropriate handlers, including command responses,
  1080. * frame-received notifications, and other notifications.
  1081. */
  1082. static void iwl3945_rx_handle(struct iwl_priv *priv)
  1083. {
  1084. struct iwl_rx_mem_buffer *rxb;
  1085. struct iwl_rx_packet *pkt;
  1086. struct iwl_rx_queue *rxq = &priv->rxq;
  1087. u32 r, i;
  1088. int reclaim;
  1089. unsigned long flags;
  1090. u8 fill_rx = 0;
  1091. u32 count = 8;
  1092. int total_empty = 0;
  1093. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  1094. * buffer that the driver may process (last buffer filled by ucode). */
  1095. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  1096. i = rxq->read;
  1097. /* calculate total frames need to be restock after handling RX */
  1098. total_empty = r - rxq->write_actual;
  1099. if (total_empty < 0)
  1100. total_empty += RX_QUEUE_SIZE;
  1101. if (total_empty > (RX_QUEUE_SIZE / 2))
  1102. fill_rx = 1;
  1103. /* Rx interrupt, but nothing sent from uCode */
  1104. if (i == r)
  1105. IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
  1106. while (i != r) {
  1107. rxb = rxq->queue[i];
  1108. /* If an RXB doesn't have a Rx queue slot associated with it,
  1109. * then a bug has been introduced in the queue refilling
  1110. * routines -- catch it here */
  1111. BUG_ON(rxb == NULL);
  1112. rxq->queue[i] = NULL;
  1113. pci_unmap_page(priv->pci_dev, rxb->page_dma,
  1114. PAGE_SIZE << priv->hw_params.rx_page_order,
  1115. PCI_DMA_FROMDEVICE);
  1116. pkt = rxb_addr(rxb);
  1117. trace_iwlwifi_dev_rx(priv, pkt,
  1118. le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK);
  1119. /* Reclaim a command buffer only if this packet is a response
  1120. * to a (driver-originated) command.
  1121. * If the packet (e.g. Rx frame) originated from uCode,
  1122. * there is no command buffer to reclaim.
  1123. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  1124. * but apparently a few don't get set; catch them here. */
  1125. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  1126. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  1127. (pkt->hdr.cmd != REPLY_TX);
  1128. /* Based on type of command response or notification,
  1129. * handle those that need handling via function in
  1130. * rx_handlers table. See iwl3945_setup_rx_handlers() */
  1131. if (priv->rx_handlers[pkt->hdr.cmd]) {
  1132. IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r, i,
  1133. get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  1134. priv->isr_stats.rx_handlers[pkt->hdr.cmd]++;
  1135. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  1136. } else {
  1137. /* No handling needed */
  1138. IWL_DEBUG_RX(priv,
  1139. "r %d i %d No handler needed for %s, 0x%02x\n",
  1140. r, i, get_cmd_string(pkt->hdr.cmd),
  1141. pkt->hdr.cmd);
  1142. }
  1143. /*
  1144. * XXX: After here, we should always check rxb->page
  1145. * against NULL before touching it or its virtual
  1146. * memory (pkt). Because some rx_handler might have
  1147. * already taken or freed the pages.
  1148. */
  1149. if (reclaim) {
  1150. /* Invoke any callbacks, transfer the buffer to caller,
  1151. * and fire off the (possibly) blocking iwl_send_cmd()
  1152. * as we reclaim the driver command queue */
  1153. if (rxb->page)
  1154. iwl_tx_cmd_complete(priv, rxb);
  1155. else
  1156. IWL_WARN(priv, "Claim null rxb?\n");
  1157. }
  1158. /* Reuse the page if possible. For notification packets and
  1159. * SKBs that fail to Rx correctly, add them back into the
  1160. * rx_free list for reuse later. */
  1161. spin_lock_irqsave(&rxq->lock, flags);
  1162. if (rxb->page != NULL) {
  1163. rxb->page_dma = pci_map_page(priv->pci_dev, rxb->page,
  1164. 0, PAGE_SIZE << priv->hw_params.rx_page_order,
  1165. PCI_DMA_FROMDEVICE);
  1166. list_add_tail(&rxb->list, &rxq->rx_free);
  1167. rxq->free_count++;
  1168. } else
  1169. list_add_tail(&rxb->list, &rxq->rx_used);
  1170. spin_unlock_irqrestore(&rxq->lock, flags);
  1171. i = (i + 1) & RX_QUEUE_MASK;
  1172. /* If there are a lot of unused frames,
  1173. * restock the Rx queue so ucode won't assert. */
  1174. if (fill_rx) {
  1175. count++;
  1176. if (count >= 8) {
  1177. rxq->read = i;
  1178. iwl3945_rx_replenish_now(priv);
  1179. count = 0;
  1180. }
  1181. }
  1182. }
  1183. /* Backtrack one entry */
  1184. rxq->read = i;
  1185. if (fill_rx)
  1186. iwl3945_rx_replenish_now(priv);
  1187. else
  1188. iwl3945_rx_queue_restock(priv);
  1189. }
  1190. /* call this function to flush any scheduled tasklet */
  1191. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  1192. {
  1193. /* wait to make sure we flush pending tasklet*/
  1194. synchronize_irq(priv->pci_dev->irq);
  1195. tasklet_kill(&priv->irq_tasklet);
  1196. }
  1197. static const char *desc_lookup(int i)
  1198. {
  1199. switch (i) {
  1200. case 1:
  1201. return "FAIL";
  1202. case 2:
  1203. return "BAD_PARAM";
  1204. case 3:
  1205. return "BAD_CHECKSUM";
  1206. case 4:
  1207. return "NMI_INTERRUPT";
  1208. case 5:
  1209. return "SYSASSERT";
  1210. case 6:
  1211. return "FATAL_ERROR";
  1212. }
  1213. return "UNKNOWN";
  1214. }
  1215. #define ERROR_START_OFFSET (1 * sizeof(u32))
  1216. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  1217. void iwl3945_dump_nic_error_log(struct iwl_priv *priv)
  1218. {
  1219. u32 i;
  1220. u32 desc, time, count, base, data1;
  1221. u32 blink1, blink2, ilink1, ilink2;
  1222. base = le32_to_cpu(priv->card_alive.error_event_table_ptr);
  1223. if (!iwl3945_hw_valid_rtc_data_addr(base)) {
  1224. IWL_ERR(priv, "Not valid error log pointer 0x%08X\n", base);
  1225. return;
  1226. }
  1227. count = iwl_read_targ_mem(priv, base);
  1228. if (ERROR_START_OFFSET <= count * ERROR_ELEM_SIZE) {
  1229. IWL_ERR(priv, "Start IWL Error Log Dump:\n");
  1230. IWL_ERR(priv, "Status: 0x%08lX, count: %d\n",
  1231. priv->status, count);
  1232. }
  1233. IWL_ERR(priv, "Desc Time asrtPC blink2 "
  1234. "ilink1 nmiPC Line\n");
  1235. for (i = ERROR_START_OFFSET;
  1236. i < (count * ERROR_ELEM_SIZE) + ERROR_START_OFFSET;
  1237. i += ERROR_ELEM_SIZE) {
  1238. desc = iwl_read_targ_mem(priv, base + i);
  1239. time =
  1240. iwl_read_targ_mem(priv, base + i + 1 * sizeof(u32));
  1241. blink1 =
  1242. iwl_read_targ_mem(priv, base + i + 2 * sizeof(u32));
  1243. blink2 =
  1244. iwl_read_targ_mem(priv, base + i + 3 * sizeof(u32));
  1245. ilink1 =
  1246. iwl_read_targ_mem(priv, base + i + 4 * sizeof(u32));
  1247. ilink2 =
  1248. iwl_read_targ_mem(priv, base + i + 5 * sizeof(u32));
  1249. data1 =
  1250. iwl_read_targ_mem(priv, base + i + 6 * sizeof(u32));
  1251. IWL_ERR(priv,
  1252. "%-13s (#%d) %010u 0x%05X 0x%05X 0x%05X 0x%05X %u\n\n",
  1253. desc_lookup(desc), desc, time, blink1, blink2,
  1254. ilink1, ilink2, data1);
  1255. trace_iwlwifi_dev_ucode_error(priv, desc, time, data1, 0,
  1256. 0, blink1, blink2, ilink1, ilink2);
  1257. }
  1258. }
  1259. #define EVENT_START_OFFSET (6 * sizeof(u32))
  1260. /**
  1261. * iwl3945_print_event_log - Dump error event log to syslog
  1262. *
  1263. */
  1264. static int iwl3945_print_event_log(struct iwl_priv *priv, u32 start_idx,
  1265. u32 num_events, u32 mode,
  1266. int pos, char **buf, size_t bufsz)
  1267. {
  1268. u32 i;
  1269. u32 base; /* SRAM byte address of event log header */
  1270. u32 event_size; /* 2 u32s, or 3 u32s if timestamp recorded */
  1271. u32 ptr; /* SRAM byte address of log data */
  1272. u32 ev, time, data; /* event log data */
  1273. unsigned long reg_flags;
  1274. if (num_events == 0)
  1275. return pos;
  1276. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1277. if (mode == 0)
  1278. event_size = 2 * sizeof(u32);
  1279. else
  1280. event_size = 3 * sizeof(u32);
  1281. ptr = base + EVENT_START_OFFSET + (start_idx * event_size);
  1282. /* Make sure device is powered up for SRAM reads */
  1283. spin_lock_irqsave(&priv->reg_lock, reg_flags);
  1284. iwl_grab_nic_access(priv);
  1285. /* Set starting address; reads will auto-increment */
  1286. _iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR, ptr);
  1287. rmb();
  1288. /* "time" is actually "data" for mode 0 (no timestamp).
  1289. * place event id # at far right for easier visual parsing. */
  1290. for (i = 0; i < num_events; i++) {
  1291. ev = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1292. time = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1293. if (mode == 0) {
  1294. /* data, ev */
  1295. if (bufsz) {
  1296. pos += scnprintf(*buf + pos, bufsz - pos,
  1297. "0x%08x:%04u\n",
  1298. time, ev);
  1299. } else {
  1300. IWL_ERR(priv, "0x%08x\t%04u\n", time, ev);
  1301. trace_iwlwifi_dev_ucode_event(priv, 0,
  1302. time, ev);
  1303. }
  1304. } else {
  1305. data = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1306. if (bufsz) {
  1307. pos += scnprintf(*buf + pos, bufsz - pos,
  1308. "%010u:0x%08x:%04u\n",
  1309. time, data, ev);
  1310. } else {
  1311. IWL_ERR(priv, "%010u\t0x%08x\t%04u\n",
  1312. time, data, ev);
  1313. trace_iwlwifi_dev_ucode_event(priv, time,
  1314. data, ev);
  1315. }
  1316. }
  1317. }
  1318. /* Allow device to power down */
  1319. iwl_release_nic_access(priv);
  1320. spin_unlock_irqrestore(&priv->reg_lock, reg_flags);
  1321. return pos;
  1322. }
  1323. /**
  1324. * iwl3945_print_last_event_logs - Dump the newest # of event log to syslog
  1325. */
  1326. static int iwl3945_print_last_event_logs(struct iwl_priv *priv, u32 capacity,
  1327. u32 num_wraps, u32 next_entry,
  1328. u32 size, u32 mode,
  1329. int pos, char **buf, size_t bufsz)
  1330. {
  1331. /*
  1332. * display the newest DEFAULT_LOG_ENTRIES entries
  1333. * i.e the entries just before the next ont that uCode would fill.
  1334. */
  1335. if (num_wraps) {
  1336. if (next_entry < size) {
  1337. pos = iwl3945_print_event_log(priv,
  1338. capacity - (size - next_entry),
  1339. size - next_entry, mode,
  1340. pos, buf, bufsz);
  1341. pos = iwl3945_print_event_log(priv, 0,
  1342. next_entry, mode,
  1343. pos, buf, bufsz);
  1344. } else
  1345. pos = iwl3945_print_event_log(priv, next_entry - size,
  1346. size, mode,
  1347. pos, buf, bufsz);
  1348. } else {
  1349. if (next_entry < size)
  1350. pos = iwl3945_print_event_log(priv, 0,
  1351. next_entry, mode,
  1352. pos, buf, bufsz);
  1353. else
  1354. pos = iwl3945_print_event_log(priv, next_entry - size,
  1355. size, mode,
  1356. pos, buf, bufsz);
  1357. }
  1358. return pos;
  1359. }
  1360. #define DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES (20)
  1361. int iwl3945_dump_nic_event_log(struct iwl_priv *priv, bool full_log,
  1362. char **buf, bool display)
  1363. {
  1364. u32 base; /* SRAM byte address of event log header */
  1365. u32 capacity; /* event log capacity in # entries */
  1366. u32 mode; /* 0 - no timestamp, 1 - timestamp recorded */
  1367. u32 num_wraps; /* # times uCode wrapped to top of log */
  1368. u32 next_entry; /* index of next entry to be written by uCode */
  1369. u32 size; /* # entries that we'll print */
  1370. int pos = 0;
  1371. size_t bufsz = 0;
  1372. base = le32_to_cpu(priv->card_alive.log_event_table_ptr);
  1373. if (!iwl3945_hw_valid_rtc_data_addr(base)) {
  1374. IWL_ERR(priv, "Invalid event log pointer 0x%08X\n", base);
  1375. return -EINVAL;
  1376. }
  1377. /* event log header */
  1378. capacity = iwl_read_targ_mem(priv, base);
  1379. mode = iwl_read_targ_mem(priv, base + (1 * sizeof(u32)));
  1380. num_wraps = iwl_read_targ_mem(priv, base + (2 * sizeof(u32)));
  1381. next_entry = iwl_read_targ_mem(priv, base + (3 * sizeof(u32)));
  1382. if (capacity > priv->cfg->max_event_log_size) {
  1383. IWL_ERR(priv, "Log capacity %d is bogus, limit to %d entries\n",
  1384. capacity, priv->cfg->max_event_log_size);
  1385. capacity = priv->cfg->max_event_log_size;
  1386. }
  1387. if (next_entry > priv->cfg->max_event_log_size) {
  1388. IWL_ERR(priv, "Log write index %d is bogus, limit to %d\n",
  1389. next_entry, priv->cfg->max_event_log_size);
  1390. next_entry = priv->cfg->max_event_log_size;
  1391. }
  1392. size = num_wraps ? capacity : next_entry;
  1393. /* bail out if nothing in log */
  1394. if (size == 0) {
  1395. IWL_ERR(priv, "Start IWL Event Log Dump: nothing in log\n");
  1396. return pos;
  1397. }
  1398. #ifdef CONFIG_IWLWIFI_DEBUG
  1399. if (!(iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) && !full_log)
  1400. size = (size > DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES)
  1401. ? DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES : size;
  1402. #else
  1403. size = (size > DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES)
  1404. ? DEFAULT_IWL3945_DUMP_EVENT_LOG_ENTRIES : size;
  1405. #endif
  1406. IWL_ERR(priv, "Start IWL Event Log Dump: display last %d count\n",
  1407. size);
  1408. #ifdef CONFIG_IWLWIFI_DEBUG
  1409. if (display) {
  1410. if (full_log)
  1411. bufsz = capacity * 48;
  1412. else
  1413. bufsz = size * 48;
  1414. *buf = kmalloc(bufsz, GFP_KERNEL);
  1415. if (!*buf)
  1416. return -ENOMEM;
  1417. }
  1418. if ((iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS) || full_log) {
  1419. /* if uCode has wrapped back to top of log,
  1420. * start at the oldest entry,
  1421. * i.e the next one that uCode would fill.
  1422. */
  1423. if (num_wraps)
  1424. pos = iwl3945_print_event_log(priv, next_entry,
  1425. capacity - next_entry, mode,
  1426. pos, buf, bufsz);
  1427. /* (then/else) start at top of log */
  1428. pos = iwl3945_print_event_log(priv, 0, next_entry, mode,
  1429. pos, buf, bufsz);
  1430. } else
  1431. pos = iwl3945_print_last_event_logs(priv, capacity, num_wraps,
  1432. next_entry, size, mode,
  1433. pos, buf, bufsz);
  1434. #else
  1435. pos = iwl3945_print_last_event_logs(priv, capacity, num_wraps,
  1436. next_entry, size, mode,
  1437. pos, buf, bufsz);
  1438. #endif
  1439. return pos;
  1440. }
  1441. static void iwl3945_irq_tasklet(struct iwl_priv *priv)
  1442. {
  1443. u32 inta, handled = 0;
  1444. u32 inta_fh;
  1445. unsigned long flags;
  1446. #ifdef CONFIG_IWLWIFI_DEBUG
  1447. u32 inta_mask;
  1448. #endif
  1449. spin_lock_irqsave(&priv->lock, flags);
  1450. /* Ack/clear/reset pending uCode interrupts.
  1451. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  1452. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  1453. inta = iwl_read32(priv, CSR_INT);
  1454. iwl_write32(priv, CSR_INT, inta);
  1455. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  1456. * Any new interrupts that happen after this, either while we're
  1457. * in this tasklet, or later, will show up in next ISR/tasklet. */
  1458. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1459. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  1460. #ifdef CONFIG_IWLWIFI_DEBUG
  1461. if (iwl_get_debug_level(priv) & IWL_DL_ISR) {
  1462. /* just for debug */
  1463. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1464. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  1465. inta, inta_mask, inta_fh);
  1466. }
  1467. #endif
  1468. spin_unlock_irqrestore(&priv->lock, flags);
  1469. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  1470. * atomic, make sure that inta covers all the interrupts that
  1471. * we've discovered, even if FH interrupt came in just after
  1472. * reading CSR_INT. */
  1473. if (inta_fh & CSR39_FH_INT_RX_MASK)
  1474. inta |= CSR_INT_BIT_FH_RX;
  1475. if (inta_fh & CSR39_FH_INT_TX_MASK)
  1476. inta |= CSR_INT_BIT_FH_TX;
  1477. /* Now service all interrupt bits discovered above. */
  1478. if (inta & CSR_INT_BIT_HW_ERR) {
  1479. IWL_ERR(priv, "Hardware error detected. Restarting.\n");
  1480. /* Tell the device to stop sending interrupts */
  1481. iwl_disable_interrupts(priv);
  1482. priv->isr_stats.hw++;
  1483. iwl_irq_handle_error(priv);
  1484. handled |= CSR_INT_BIT_HW_ERR;
  1485. return;
  1486. }
  1487. #ifdef CONFIG_IWLWIFI_DEBUG
  1488. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1489. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  1490. if (inta & CSR_INT_BIT_SCD) {
  1491. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  1492. "the frame/frames.\n");
  1493. priv->isr_stats.sch++;
  1494. }
  1495. /* Alive notification via Rx interrupt will do the real work */
  1496. if (inta & CSR_INT_BIT_ALIVE) {
  1497. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  1498. priv->isr_stats.alive++;
  1499. }
  1500. }
  1501. #endif
  1502. /* Safely ignore these bits for debug checks below */
  1503. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  1504. /* Error detected by uCode */
  1505. if (inta & CSR_INT_BIT_SW_ERR) {
  1506. IWL_ERR(priv, "Microcode SW error detected. "
  1507. "Restarting 0x%X.\n", inta);
  1508. priv->isr_stats.sw++;
  1509. priv->isr_stats.sw_err = inta;
  1510. iwl_irq_handle_error(priv);
  1511. handled |= CSR_INT_BIT_SW_ERR;
  1512. }
  1513. /* uCode wakes up after power-down sleep */
  1514. if (inta & CSR_INT_BIT_WAKEUP) {
  1515. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  1516. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  1517. iwl_txq_update_write_ptr(priv, &priv->txq[0]);
  1518. iwl_txq_update_write_ptr(priv, &priv->txq[1]);
  1519. iwl_txq_update_write_ptr(priv, &priv->txq[2]);
  1520. iwl_txq_update_write_ptr(priv, &priv->txq[3]);
  1521. iwl_txq_update_write_ptr(priv, &priv->txq[4]);
  1522. iwl_txq_update_write_ptr(priv, &priv->txq[5]);
  1523. priv->isr_stats.wakeup++;
  1524. handled |= CSR_INT_BIT_WAKEUP;
  1525. }
  1526. /* All uCode command responses, including Tx command responses,
  1527. * Rx "responses" (frame-received notification), and other
  1528. * notifications from uCode come through here*/
  1529. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1530. iwl3945_rx_handle(priv);
  1531. priv->isr_stats.rx++;
  1532. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1533. }
  1534. if (inta & CSR_INT_BIT_FH_TX) {
  1535. IWL_DEBUG_ISR(priv, "Tx interrupt\n");
  1536. priv->isr_stats.tx++;
  1537. iwl_write32(priv, CSR_FH_INT_STATUS, (1 << 6));
  1538. iwl_write_direct32(priv, FH39_TCSR_CREDIT
  1539. (FH39_SRVC_CHNL), 0x0);
  1540. handled |= CSR_INT_BIT_FH_TX;
  1541. }
  1542. if (inta & ~handled) {
  1543. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1544. priv->isr_stats.unhandled++;
  1545. }
  1546. if (inta & ~priv->inta_mask) {
  1547. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1548. inta & ~priv->inta_mask);
  1549. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  1550. }
  1551. /* Re-enable all interrupts */
  1552. /* only Re-enable if disabled by irq */
  1553. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1554. iwl_enable_interrupts(priv);
  1555. #ifdef CONFIG_IWLWIFI_DEBUG
  1556. if (iwl_get_debug_level(priv) & (IWL_DL_ISR)) {
  1557. inta = iwl_read32(priv, CSR_INT);
  1558. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1559. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1560. IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  1561. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  1562. }
  1563. #endif
  1564. }
  1565. static int iwl3945_get_channels_for_scan(struct iwl_priv *priv,
  1566. enum ieee80211_band band,
  1567. u8 is_active, u8 n_probes,
  1568. struct iwl3945_scan_channel *scan_ch,
  1569. struct ieee80211_vif *vif)
  1570. {
  1571. struct ieee80211_channel *chan;
  1572. const struct ieee80211_supported_band *sband;
  1573. const struct iwl_channel_info *ch_info;
  1574. u16 passive_dwell = 0;
  1575. u16 active_dwell = 0;
  1576. int added, i;
  1577. sband = iwl_get_hw_mode(priv, band);
  1578. if (!sband)
  1579. return 0;
  1580. active_dwell = iwl_get_active_dwell_time(priv, band, n_probes);
  1581. passive_dwell = iwl_get_passive_dwell_time(priv, band, vif);
  1582. if (passive_dwell <= active_dwell)
  1583. passive_dwell = active_dwell + 1;
  1584. for (i = 0, added = 0; i < priv->scan_request->n_channels; i++) {
  1585. chan = priv->scan_request->channels[i];
  1586. if (chan->band != band)
  1587. continue;
  1588. scan_ch->channel = chan->hw_value;
  1589. ch_info = iwl_get_channel_info(priv, band, scan_ch->channel);
  1590. if (!is_channel_valid(ch_info)) {
  1591. IWL_DEBUG_SCAN(priv, "Channel %d is INVALID for this band.\n",
  1592. scan_ch->channel);
  1593. continue;
  1594. }
  1595. scan_ch->active_dwell = cpu_to_le16(active_dwell);
  1596. scan_ch->passive_dwell = cpu_to_le16(passive_dwell);
  1597. /* If passive , set up for auto-switch
  1598. * and use long active_dwell time.
  1599. */
  1600. if (!is_active || is_channel_passive(ch_info) ||
  1601. (chan->flags & IEEE80211_CHAN_PASSIVE_SCAN)) {
  1602. scan_ch->type = 0; /* passive */
  1603. if (IWL_UCODE_API(priv->ucode_ver) == 1)
  1604. scan_ch->active_dwell = cpu_to_le16(passive_dwell - 1);
  1605. } else {
  1606. scan_ch->type = 1; /* active */
  1607. }
  1608. /* Set direct probe bits. These may be used both for active
  1609. * scan channels (probes gets sent right away),
  1610. * or for passive channels (probes get se sent only after
  1611. * hearing clear Rx packet).*/
  1612. if (IWL_UCODE_API(priv->ucode_ver) >= 2) {
  1613. if (n_probes)
  1614. scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
  1615. } else {
  1616. /* uCode v1 does not allow setting direct probe bits on
  1617. * passive channel. */
  1618. if ((scan_ch->type & 1) && n_probes)
  1619. scan_ch->type |= IWL39_SCAN_PROBE_MASK(n_probes);
  1620. }
  1621. /* Set txpower levels to defaults */
  1622. scan_ch->tpc.dsp_atten = 110;
  1623. /* scan_pwr_info->tpc.dsp_atten; */
  1624. /*scan_pwr_info->tpc.tx_gain; */
  1625. if (band == IEEE80211_BAND_5GHZ)
  1626. scan_ch->tpc.tx_gain = ((1 << 5) | (3 << 3)) | 3;
  1627. else {
  1628. scan_ch->tpc.tx_gain = ((1 << 5) | (5 << 3));
  1629. /* NOTE: if we were doing 6Mb OFDM for scans we'd use
  1630. * power level:
  1631. * scan_ch->tpc.tx_gain = ((1 << 5) | (2 << 3)) | 3;
  1632. */
  1633. }
  1634. IWL_DEBUG_SCAN(priv, "Scanning %d [%s %d]\n",
  1635. scan_ch->channel,
  1636. (scan_ch->type & 1) ? "ACTIVE" : "PASSIVE",
  1637. (scan_ch->type & 1) ?
  1638. active_dwell : passive_dwell);
  1639. scan_ch++;
  1640. added++;
  1641. }
  1642. IWL_DEBUG_SCAN(priv, "total channels to scan %d\n", added);
  1643. return added;
  1644. }
  1645. static void iwl3945_init_hw_rates(struct iwl_priv *priv,
  1646. struct ieee80211_rate *rates)
  1647. {
  1648. int i;
  1649. for (i = 0; i < IWL_RATE_COUNT_LEGACY; i++) {
  1650. rates[i].bitrate = iwl3945_rates[i].ieee * 5;
  1651. rates[i].hw_value = i; /* Rate scaling will work on indexes */
  1652. rates[i].hw_value_short = i;
  1653. rates[i].flags = 0;
  1654. if ((i > IWL39_LAST_OFDM_RATE) || (i < IWL_FIRST_OFDM_RATE)) {
  1655. /*
  1656. * If CCK != 1M then set short preamble rate flag.
  1657. */
  1658. rates[i].flags |= (iwl3945_rates[i].plcp == 10) ?
  1659. 0 : IEEE80211_RATE_SHORT_PREAMBLE;
  1660. }
  1661. }
  1662. }
  1663. /******************************************************************************
  1664. *
  1665. * uCode download functions
  1666. *
  1667. ******************************************************************************/
  1668. static void iwl3945_dealloc_ucode_pci(struct iwl_priv *priv)
  1669. {
  1670. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  1671. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  1672. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1673. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  1674. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1675. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1676. }
  1677. /**
  1678. * iwl3945_verify_inst_full - verify runtime uCode image in card vs. host,
  1679. * looking at all data.
  1680. */
  1681. static int iwl3945_verify_inst_full(struct iwl_priv *priv, __le32 *image, u32 len)
  1682. {
  1683. u32 val;
  1684. u32 save_len = len;
  1685. int rc = 0;
  1686. u32 errcnt;
  1687. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1688. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1689. IWL39_RTC_INST_LOWER_BOUND);
  1690. errcnt = 0;
  1691. for (; len > 0; len -= sizeof(u32), image++) {
  1692. /* read data comes through single port, auto-incr addr */
  1693. /* NOTE: Use the debugless read so we don't flood kernel log
  1694. * if IWL_DL_IO is set */
  1695. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1696. if (val != le32_to_cpu(*image)) {
  1697. IWL_ERR(priv, "uCode INST section is invalid at "
  1698. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1699. save_len - len, val, le32_to_cpu(*image));
  1700. rc = -EIO;
  1701. errcnt++;
  1702. if (errcnt >= 20)
  1703. break;
  1704. }
  1705. }
  1706. if (!errcnt)
  1707. IWL_DEBUG_INFO(priv,
  1708. "ucode image in INSTRUCTION memory is good\n");
  1709. return rc;
  1710. }
  1711. /**
  1712. * iwl3945_verify_inst_sparse - verify runtime uCode image in card vs. host,
  1713. * using sample data 100 bytes apart. If these sample points are good,
  1714. * it's a pretty good bet that everything between them is good, too.
  1715. */
  1716. static int iwl3945_verify_inst_sparse(struct iwl_priv *priv, __le32 *image, u32 len)
  1717. {
  1718. u32 val;
  1719. int rc = 0;
  1720. u32 errcnt = 0;
  1721. u32 i;
  1722. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1723. for (i = 0; i < len; i += 100, image += 100/sizeof(u32)) {
  1724. /* read data comes through single port, auto-incr addr */
  1725. /* NOTE: Use the debugless read so we don't flood kernel log
  1726. * if IWL_DL_IO is set */
  1727. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1728. i + IWL39_RTC_INST_LOWER_BOUND);
  1729. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1730. if (val != le32_to_cpu(*image)) {
  1731. #if 0 /* Enable this if you want to see details */
  1732. IWL_ERR(priv, "uCode INST section is invalid at "
  1733. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1734. i, val, *image);
  1735. #endif
  1736. rc = -EIO;
  1737. errcnt++;
  1738. if (errcnt >= 3)
  1739. break;
  1740. }
  1741. }
  1742. return rc;
  1743. }
  1744. /**
  1745. * iwl3945_verify_ucode - determine which instruction image is in SRAM,
  1746. * and verify its contents
  1747. */
  1748. static int iwl3945_verify_ucode(struct iwl_priv *priv)
  1749. {
  1750. __le32 *image;
  1751. u32 len;
  1752. int rc = 0;
  1753. /* Try bootstrap */
  1754. image = (__le32 *)priv->ucode_boot.v_addr;
  1755. len = priv->ucode_boot.len;
  1756. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1757. if (rc == 0) {
  1758. IWL_DEBUG_INFO(priv, "Bootstrap uCode is good in inst SRAM\n");
  1759. return 0;
  1760. }
  1761. /* Try initialize */
  1762. image = (__le32 *)priv->ucode_init.v_addr;
  1763. len = priv->ucode_init.len;
  1764. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1765. if (rc == 0) {
  1766. IWL_DEBUG_INFO(priv, "Initialize uCode is good in inst SRAM\n");
  1767. return 0;
  1768. }
  1769. /* Try runtime/protocol */
  1770. image = (__le32 *)priv->ucode_code.v_addr;
  1771. len = priv->ucode_code.len;
  1772. rc = iwl3945_verify_inst_sparse(priv, image, len);
  1773. if (rc == 0) {
  1774. IWL_DEBUG_INFO(priv, "Runtime uCode is good in inst SRAM\n");
  1775. return 0;
  1776. }
  1777. IWL_ERR(priv, "NO VALID UCODE IMAGE IN INSTRUCTION SRAM!!\n");
  1778. /* Since nothing seems to match, show first several data entries in
  1779. * instruction SRAM, so maybe visual inspection will give a clue.
  1780. * Selection of bootstrap image (vs. other images) is arbitrary. */
  1781. image = (__le32 *)priv->ucode_boot.v_addr;
  1782. len = priv->ucode_boot.len;
  1783. rc = iwl3945_verify_inst_full(priv, image, len);
  1784. return rc;
  1785. }
  1786. static void iwl3945_nic_start(struct iwl_priv *priv)
  1787. {
  1788. /* Remove all resets to allow NIC to operate */
  1789. iwl_write32(priv, CSR_RESET, 0);
  1790. }
  1791. #define IWL3945_UCODE_GET(item) \
  1792. static u32 iwl3945_ucode_get_##item(const struct iwl_ucode_header *ucode)\
  1793. { \
  1794. return le32_to_cpu(ucode->u.v1.item); \
  1795. }
  1796. static u32 iwl3945_ucode_get_header_size(u32 api_ver)
  1797. {
  1798. return 24;
  1799. }
  1800. static u8 *iwl3945_ucode_get_data(const struct iwl_ucode_header *ucode)
  1801. {
  1802. return (u8 *) ucode->u.v1.data;
  1803. }
  1804. IWL3945_UCODE_GET(inst_size);
  1805. IWL3945_UCODE_GET(data_size);
  1806. IWL3945_UCODE_GET(init_size);
  1807. IWL3945_UCODE_GET(init_data_size);
  1808. IWL3945_UCODE_GET(boot_size);
  1809. /**
  1810. * iwl3945_read_ucode - Read uCode images from disk file.
  1811. *
  1812. * Copy into buffers for card to fetch via bus-mastering
  1813. */
  1814. static int iwl3945_read_ucode(struct iwl_priv *priv)
  1815. {
  1816. const struct iwl_ucode_header *ucode;
  1817. int ret = -EINVAL, index;
  1818. const struct firmware *ucode_raw;
  1819. /* firmware file name contains uCode/driver compatibility version */
  1820. const char *name_pre = priv->cfg->fw_name_pre;
  1821. const unsigned int api_max = priv->cfg->ucode_api_max;
  1822. const unsigned int api_min = priv->cfg->ucode_api_min;
  1823. char buf[25];
  1824. u8 *src;
  1825. size_t len;
  1826. u32 api_ver, inst_size, data_size, init_size, init_data_size, boot_size;
  1827. /* Ask kernel firmware_class module to get the boot firmware off disk.
  1828. * request_firmware() is synchronous, file is in memory on return. */
  1829. for (index = api_max; index >= api_min; index--) {
  1830. sprintf(buf, "%s%u%s", name_pre, index, ".ucode");
  1831. ret = request_firmware(&ucode_raw, buf, &priv->pci_dev->dev);
  1832. if (ret < 0) {
  1833. IWL_ERR(priv, "%s firmware file req failed: %d\n",
  1834. buf, ret);
  1835. if (ret == -ENOENT)
  1836. continue;
  1837. else
  1838. goto error;
  1839. } else {
  1840. if (index < api_max)
  1841. IWL_ERR(priv, "Loaded firmware %s, "
  1842. "which is deprecated. "
  1843. " Please use API v%u instead.\n",
  1844. buf, api_max);
  1845. IWL_DEBUG_INFO(priv, "Got firmware '%s' file "
  1846. "(%zd bytes) from disk\n",
  1847. buf, ucode_raw->size);
  1848. break;
  1849. }
  1850. }
  1851. if (ret < 0)
  1852. goto error;
  1853. /* Make sure that we got at least our header! */
  1854. if (ucode_raw->size < iwl3945_ucode_get_header_size(1)) {
  1855. IWL_ERR(priv, "File size way too small!\n");
  1856. ret = -EINVAL;
  1857. goto err_release;
  1858. }
  1859. /* Data from ucode file: header followed by uCode images */
  1860. ucode = (struct iwl_ucode_header *)ucode_raw->data;
  1861. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1862. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1863. inst_size = iwl3945_ucode_get_inst_size(ucode);
  1864. data_size = iwl3945_ucode_get_data_size(ucode);
  1865. init_size = iwl3945_ucode_get_init_size(ucode);
  1866. init_data_size = iwl3945_ucode_get_init_data_size(ucode);
  1867. boot_size = iwl3945_ucode_get_boot_size(ucode);
  1868. src = iwl3945_ucode_get_data(ucode);
  1869. /* api_ver should match the api version forming part of the
  1870. * firmware filename ... but we don't check for that and only rely
  1871. * on the API version read from firmware header from here on forward */
  1872. if (api_ver < api_min || api_ver > api_max) {
  1873. IWL_ERR(priv, "Driver unable to support your firmware API. "
  1874. "Driver supports v%u, firmware is v%u.\n",
  1875. api_max, api_ver);
  1876. priv->ucode_ver = 0;
  1877. ret = -EINVAL;
  1878. goto err_release;
  1879. }
  1880. if (api_ver != api_max)
  1881. IWL_ERR(priv, "Firmware has old API version. Expected %u, "
  1882. "got %u. New firmware can be obtained "
  1883. "from http://www.intellinuxwireless.org.\n",
  1884. api_max, api_ver);
  1885. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
  1886. IWL_UCODE_MAJOR(priv->ucode_ver),
  1887. IWL_UCODE_MINOR(priv->ucode_ver),
  1888. IWL_UCODE_API(priv->ucode_ver),
  1889. IWL_UCODE_SERIAL(priv->ucode_ver));
  1890. snprintf(priv->hw->wiphy->fw_version,
  1891. sizeof(priv->hw->wiphy->fw_version),
  1892. "%u.%u.%u.%u",
  1893. IWL_UCODE_MAJOR(priv->ucode_ver),
  1894. IWL_UCODE_MINOR(priv->ucode_ver),
  1895. IWL_UCODE_API(priv->ucode_ver),
  1896. IWL_UCODE_SERIAL(priv->ucode_ver));
  1897. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1898. priv->ucode_ver);
  1899. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
  1900. inst_size);
  1901. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
  1902. data_size);
  1903. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
  1904. init_size);
  1905. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
  1906. init_data_size);
  1907. IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
  1908. boot_size);
  1909. /* Verify size of file vs. image size info in file's header */
  1910. if (ucode_raw->size != iwl3945_ucode_get_header_size(api_ver) +
  1911. inst_size + data_size + init_size +
  1912. init_data_size + boot_size) {
  1913. IWL_DEBUG_INFO(priv,
  1914. "uCode file size %zd does not match expected size\n",
  1915. ucode_raw->size);
  1916. ret = -EINVAL;
  1917. goto err_release;
  1918. }
  1919. /* Verify that uCode images will fit in card's SRAM */
  1920. if (inst_size > IWL39_MAX_INST_SIZE) {
  1921. IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
  1922. inst_size);
  1923. ret = -EINVAL;
  1924. goto err_release;
  1925. }
  1926. if (data_size > IWL39_MAX_DATA_SIZE) {
  1927. IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
  1928. data_size);
  1929. ret = -EINVAL;
  1930. goto err_release;
  1931. }
  1932. if (init_size > IWL39_MAX_INST_SIZE) {
  1933. IWL_DEBUG_INFO(priv,
  1934. "uCode init instr len %d too large to fit in\n",
  1935. init_size);
  1936. ret = -EINVAL;
  1937. goto err_release;
  1938. }
  1939. if (init_data_size > IWL39_MAX_DATA_SIZE) {
  1940. IWL_DEBUG_INFO(priv,
  1941. "uCode init data len %d too large to fit in\n",
  1942. init_data_size);
  1943. ret = -EINVAL;
  1944. goto err_release;
  1945. }
  1946. if (boot_size > IWL39_MAX_BSM_SIZE) {
  1947. IWL_DEBUG_INFO(priv,
  1948. "uCode boot instr len %d too large to fit in\n",
  1949. boot_size);
  1950. ret = -EINVAL;
  1951. goto err_release;
  1952. }
  1953. /* Allocate ucode buffers for card's bus-master loading ... */
  1954. /* Runtime instructions and 2 copies of data:
  1955. * 1) unmodified from disk
  1956. * 2) backup cache for save/restore during power-downs */
  1957. priv->ucode_code.len = inst_size;
  1958. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  1959. priv->ucode_data.len = data_size;
  1960. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  1961. priv->ucode_data_backup.len = data_size;
  1962. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1963. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  1964. !priv->ucode_data_backup.v_addr)
  1965. goto err_pci_alloc;
  1966. /* Initialization instructions and data */
  1967. if (init_size && init_data_size) {
  1968. priv->ucode_init.len = init_size;
  1969. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  1970. priv->ucode_init_data.len = init_data_size;
  1971. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1972. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  1973. goto err_pci_alloc;
  1974. }
  1975. /* Bootstrap (instructions only, no data) */
  1976. if (boot_size) {
  1977. priv->ucode_boot.len = boot_size;
  1978. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1979. if (!priv->ucode_boot.v_addr)
  1980. goto err_pci_alloc;
  1981. }
  1982. /* Copy images into buffers for card's bus-master reads ... */
  1983. /* Runtime instructions (first block of data in file) */
  1984. len = inst_size;
  1985. IWL_DEBUG_INFO(priv,
  1986. "Copying (but not loading) uCode instr len %zd\n", len);
  1987. memcpy(priv->ucode_code.v_addr, src, len);
  1988. src += len;
  1989. IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  1990. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  1991. /* Runtime data (2nd block)
  1992. * NOTE: Copy into backup buffer will be done in iwl3945_up() */
  1993. len = data_size;
  1994. IWL_DEBUG_INFO(priv,
  1995. "Copying (but not loading) uCode data len %zd\n", len);
  1996. memcpy(priv->ucode_data.v_addr, src, len);
  1997. memcpy(priv->ucode_data_backup.v_addr, src, len);
  1998. src += len;
  1999. /* Initialization instructions (3rd block) */
  2000. if (init_size) {
  2001. len = init_size;
  2002. IWL_DEBUG_INFO(priv,
  2003. "Copying (but not loading) init instr len %zd\n", len);
  2004. memcpy(priv->ucode_init.v_addr, src, len);
  2005. src += len;
  2006. }
  2007. /* Initialization data (4th block) */
  2008. if (init_data_size) {
  2009. len = init_data_size;
  2010. IWL_DEBUG_INFO(priv,
  2011. "Copying (but not loading) init data len %zd\n", len);
  2012. memcpy(priv->ucode_init_data.v_addr, src, len);
  2013. src += len;
  2014. }
  2015. /* Bootstrap instructions (5th block) */
  2016. len = boot_size;
  2017. IWL_DEBUG_INFO(priv,
  2018. "Copying (but not loading) boot instr len %zd\n", len);
  2019. memcpy(priv->ucode_boot.v_addr, src, len);
  2020. /* We have our copies now, allow OS release its copies */
  2021. release_firmware(ucode_raw);
  2022. return 0;
  2023. err_pci_alloc:
  2024. IWL_ERR(priv, "failed to allocate pci memory\n");
  2025. ret = -ENOMEM;
  2026. iwl3945_dealloc_ucode_pci(priv);
  2027. err_release:
  2028. release_firmware(ucode_raw);
  2029. error:
  2030. return ret;
  2031. }
  2032. /**
  2033. * iwl3945_set_ucode_ptrs - Set uCode address location
  2034. *
  2035. * Tell initialization uCode where to find runtime uCode.
  2036. *
  2037. * BSM registers initially contain pointers to initialization uCode.
  2038. * We need to replace them to load runtime uCode inst and data,
  2039. * and to save runtime data when powering down.
  2040. */
  2041. static int iwl3945_set_ucode_ptrs(struct iwl_priv *priv)
  2042. {
  2043. dma_addr_t pinst;
  2044. dma_addr_t pdata;
  2045. /* bits 31:0 for 3945 */
  2046. pinst = priv->ucode_code.p_addr;
  2047. pdata = priv->ucode_data_backup.p_addr;
  2048. /* Tell bootstrap uCode where to find image to load */
  2049. iwl_write_prph(priv, BSM_DRAM_INST_PTR_REG, pinst);
  2050. iwl_write_prph(priv, BSM_DRAM_DATA_PTR_REG, pdata);
  2051. iwl_write_prph(priv, BSM_DRAM_DATA_BYTECOUNT_REG,
  2052. priv->ucode_data.len);
  2053. /* Inst byte count must be last to set up, bit 31 signals uCode
  2054. * that all new ptr/size info is in place */
  2055. iwl_write_prph(priv, BSM_DRAM_INST_BYTECOUNT_REG,
  2056. priv->ucode_code.len | BSM_DRAM_INST_LOAD);
  2057. IWL_DEBUG_INFO(priv, "Runtime uCode pointers are set.\n");
  2058. return 0;
  2059. }
  2060. /**
  2061. * iwl3945_init_alive_start - Called after REPLY_ALIVE notification received
  2062. *
  2063. * Called after REPLY_ALIVE notification received from "initialize" uCode.
  2064. *
  2065. * Tell "initialize" uCode to go ahead and load the runtime uCode.
  2066. */
  2067. static void iwl3945_init_alive_start(struct iwl_priv *priv)
  2068. {
  2069. /* Check alive response for "valid" sign from uCode */
  2070. if (priv->card_alive_init.is_valid != UCODE_VALID_OK) {
  2071. /* We had an error bringing up the hardware, so take it
  2072. * all the way back down so we can try again */
  2073. IWL_DEBUG_INFO(priv, "Initialize Alive failed.\n");
  2074. goto restart;
  2075. }
  2076. /* Bootstrap uCode has loaded initialize uCode ... verify inst image.
  2077. * This is a paranoid check, because we would not have gotten the
  2078. * "initialize" alive if code weren't properly loaded. */
  2079. if (iwl3945_verify_ucode(priv)) {
  2080. /* Runtime instruction load was bad;
  2081. * take it all the way back down so we can try again */
  2082. IWL_DEBUG_INFO(priv, "Bad \"initialize\" uCode load.\n");
  2083. goto restart;
  2084. }
  2085. /* Send pointers to protocol/runtime uCode image ... init code will
  2086. * load and launch runtime uCode, which will send us another "Alive"
  2087. * notification. */
  2088. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  2089. if (iwl3945_set_ucode_ptrs(priv)) {
  2090. /* Runtime instruction load won't happen;
  2091. * take it all the way back down so we can try again */
  2092. IWL_DEBUG_INFO(priv, "Couldn't set up uCode pointers.\n");
  2093. goto restart;
  2094. }
  2095. return;
  2096. restart:
  2097. queue_work(priv->workqueue, &priv->restart);
  2098. }
  2099. /**
  2100. * iwl3945_alive_start - called after REPLY_ALIVE notification received
  2101. * from protocol/runtime uCode (initialization uCode's
  2102. * Alive gets handled by iwl3945_init_alive_start()).
  2103. */
  2104. static void iwl3945_alive_start(struct iwl_priv *priv)
  2105. {
  2106. int thermal_spin = 0;
  2107. u32 rfkill;
  2108. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  2109. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  2110. /* We had an error bringing up the hardware, so take it
  2111. * all the way back down so we can try again */
  2112. IWL_DEBUG_INFO(priv, "Alive failed.\n");
  2113. goto restart;
  2114. }
  2115. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  2116. * This is a paranoid check, because we would not have gotten the
  2117. * "runtime" alive if code weren't properly loaded. */
  2118. if (iwl3945_verify_ucode(priv)) {
  2119. /* Runtime instruction load was bad;
  2120. * take it all the way back down so we can try again */
  2121. IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
  2122. goto restart;
  2123. }
  2124. rfkill = iwl_read_prph(priv, APMG_RFKILL_REG);
  2125. IWL_DEBUG_INFO(priv, "RFKILL status: 0x%x\n", rfkill);
  2126. if (rfkill & 0x1) {
  2127. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2128. /* if RFKILL is not on, then wait for thermal
  2129. * sensor in adapter to kick in */
  2130. while (iwl3945_hw_get_temperature(priv) == 0) {
  2131. thermal_spin++;
  2132. udelay(10);
  2133. }
  2134. if (thermal_spin)
  2135. IWL_DEBUG_INFO(priv, "Thermal calibration took %dus\n",
  2136. thermal_spin * 10);
  2137. } else
  2138. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2139. /* After the ALIVE response, we can send commands to 3945 uCode */
  2140. set_bit(STATUS_ALIVE, &priv->status);
  2141. if (priv->cfg->ops->lib->recover_from_tx_stall) {
  2142. /* Enable timer to monitor the driver queues */
  2143. mod_timer(&priv->monitor_recover,
  2144. jiffies +
  2145. msecs_to_jiffies(priv->cfg->monitor_recover_period));
  2146. }
  2147. if (iwl_is_rfkill(priv))
  2148. return;
  2149. ieee80211_wake_queues(priv->hw);
  2150. priv->active_rate = IWL_RATES_MASK;
  2151. iwl_power_update_mode(priv, true);
  2152. if (iwl_is_associated(priv)) {
  2153. struct iwl3945_rxon_cmd *active_rxon =
  2154. (struct iwl3945_rxon_cmd *)(&priv->active_rxon);
  2155. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2156. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2157. } else {
  2158. /* Initialize our rx_config data */
  2159. iwl_connection_init_rx_config(priv, NULL);
  2160. }
  2161. /* Configure Bluetooth device coexistence support */
  2162. priv->cfg->ops->hcmd->send_bt_config(priv);
  2163. /* Configure the adapter for unassociated operation */
  2164. iwlcore_commit_rxon(priv);
  2165. iwl3945_reg_txpower_periodic(priv);
  2166. iwl_leds_init(priv);
  2167. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  2168. set_bit(STATUS_READY, &priv->status);
  2169. wake_up_interruptible(&priv->wait_command_queue);
  2170. return;
  2171. restart:
  2172. queue_work(priv->workqueue, &priv->restart);
  2173. }
  2174. static void iwl3945_cancel_deferred_work(struct iwl_priv *priv);
  2175. static void __iwl3945_down(struct iwl_priv *priv)
  2176. {
  2177. unsigned long flags;
  2178. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  2179. struct ieee80211_conf *conf = NULL;
  2180. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  2181. conf = ieee80211_get_hw_conf(priv->hw);
  2182. if (!exit_pending)
  2183. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2184. /* Station information will now be cleared in device */
  2185. iwl_clear_ucode_stations(priv);
  2186. iwl_dealloc_bcast_station(priv);
  2187. /* Unblock any waiting calls */
  2188. wake_up_interruptible_all(&priv->wait_command_queue);
  2189. /* Wipe out the EXIT_PENDING status bit if we are not actually
  2190. * exiting the module */
  2191. if (!exit_pending)
  2192. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2193. /* stop and reset the on-board processor */
  2194. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  2195. /* tell the device to stop sending interrupts */
  2196. spin_lock_irqsave(&priv->lock, flags);
  2197. iwl_disable_interrupts(priv);
  2198. spin_unlock_irqrestore(&priv->lock, flags);
  2199. iwl_synchronize_irq(priv);
  2200. if (priv->mac80211_registered)
  2201. ieee80211_stop_queues(priv->hw);
  2202. /* If we have not previously called iwl3945_init() then
  2203. * clear all bits but the RF Kill bits and return */
  2204. if (!iwl_is_init(priv)) {
  2205. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2206. STATUS_RF_KILL_HW |
  2207. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2208. STATUS_GEO_CONFIGURED |
  2209. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2210. STATUS_EXIT_PENDING;
  2211. goto exit;
  2212. }
  2213. /* ...otherwise clear out all the status bits but the RF Kill
  2214. * bit and continue taking the NIC down. */
  2215. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  2216. STATUS_RF_KILL_HW |
  2217. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  2218. STATUS_GEO_CONFIGURED |
  2219. test_bit(STATUS_FW_ERROR, &priv->status) <<
  2220. STATUS_FW_ERROR |
  2221. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  2222. STATUS_EXIT_PENDING;
  2223. iwl3945_hw_txq_ctx_stop(priv);
  2224. iwl3945_hw_rxq_stop(priv);
  2225. /* Power-down device's busmaster DMA clocks */
  2226. iwl_write_prph(priv, APMG_CLK_DIS_REG, APMG_CLK_VAL_DMA_CLK_RQT);
  2227. udelay(5);
  2228. /* Stop the device, and put it in low power state */
  2229. priv->cfg->ops->lib->apm_ops.stop(priv);
  2230. exit:
  2231. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  2232. if (priv->ibss_beacon)
  2233. dev_kfree_skb(priv->ibss_beacon);
  2234. priv->ibss_beacon = NULL;
  2235. /* clear out any free frames */
  2236. iwl3945_clear_free_frames(priv);
  2237. }
  2238. static void iwl3945_down(struct iwl_priv *priv)
  2239. {
  2240. mutex_lock(&priv->mutex);
  2241. __iwl3945_down(priv);
  2242. mutex_unlock(&priv->mutex);
  2243. iwl3945_cancel_deferred_work(priv);
  2244. }
  2245. #define MAX_HW_RESTARTS 5
  2246. static int __iwl3945_up(struct iwl_priv *priv)
  2247. {
  2248. int rc, i;
  2249. rc = iwl_alloc_bcast_station(priv, false);
  2250. if (rc)
  2251. return rc;
  2252. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2253. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  2254. return -EIO;
  2255. }
  2256. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  2257. IWL_ERR(priv, "ucode not available for device bring up\n");
  2258. return -EIO;
  2259. }
  2260. /* If platform's RF_KILL switch is NOT set to KILL */
  2261. if (iwl_read32(priv, CSR_GP_CNTRL) &
  2262. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2263. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2264. else {
  2265. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2266. IWL_WARN(priv, "Radio disabled by HW RF Kill switch\n");
  2267. return -ENODEV;
  2268. }
  2269. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2270. rc = iwl3945_hw_nic_init(priv);
  2271. if (rc) {
  2272. IWL_ERR(priv, "Unable to int nic\n");
  2273. return rc;
  2274. }
  2275. /* make sure rfkill handshake bits are cleared */
  2276. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2277. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  2278. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  2279. /* clear (again), then enable host interrupts */
  2280. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  2281. iwl_enable_interrupts(priv);
  2282. /* really make sure rfkill handshake bits are cleared */
  2283. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2284. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  2285. /* Copy original ucode data image from disk into backup cache.
  2286. * This will be used to initialize the on-board processor's
  2287. * data SRAM for a clean start when the runtime program first loads. */
  2288. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  2289. priv->ucode_data.len);
  2290. /* We return success when we resume from suspend and rf_kill is on. */
  2291. if (test_bit(STATUS_RF_KILL_HW, &priv->status))
  2292. return 0;
  2293. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  2294. /* load bootstrap state machine,
  2295. * load bootstrap program into processor's memory,
  2296. * prepare to load the "initialize" uCode */
  2297. rc = priv->cfg->ops->lib->load_ucode(priv);
  2298. if (rc) {
  2299. IWL_ERR(priv,
  2300. "Unable to set up bootstrap uCode: %d\n", rc);
  2301. continue;
  2302. }
  2303. /* start card; "initialize" will load runtime ucode */
  2304. iwl3945_nic_start(priv);
  2305. IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
  2306. return 0;
  2307. }
  2308. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2309. __iwl3945_down(priv);
  2310. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  2311. /* tried to restart and config the device for as long as our
  2312. * patience could withstand */
  2313. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  2314. return -EIO;
  2315. }
  2316. /*****************************************************************************
  2317. *
  2318. * Workqueue callbacks
  2319. *
  2320. *****************************************************************************/
  2321. static void iwl3945_bg_init_alive_start(struct work_struct *data)
  2322. {
  2323. struct iwl_priv *priv =
  2324. container_of(data, struct iwl_priv, init_alive_start.work);
  2325. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2326. return;
  2327. mutex_lock(&priv->mutex);
  2328. iwl3945_init_alive_start(priv);
  2329. mutex_unlock(&priv->mutex);
  2330. }
  2331. static void iwl3945_bg_alive_start(struct work_struct *data)
  2332. {
  2333. struct iwl_priv *priv =
  2334. container_of(data, struct iwl_priv, alive_start.work);
  2335. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2336. return;
  2337. mutex_lock(&priv->mutex);
  2338. iwl3945_alive_start(priv);
  2339. mutex_unlock(&priv->mutex);
  2340. }
  2341. /*
  2342. * 3945 cannot interrupt driver when hardware rf kill switch toggles;
  2343. * driver must poll CSR_GP_CNTRL_REG register for change. This register
  2344. * *is* readable even when device has been SW_RESET into low power mode
  2345. * (e.g. during RF KILL).
  2346. */
  2347. static void iwl3945_rfkill_poll(struct work_struct *data)
  2348. {
  2349. struct iwl_priv *priv =
  2350. container_of(data, struct iwl_priv, _3945.rfkill_poll.work);
  2351. bool old_rfkill = test_bit(STATUS_RF_KILL_HW, &priv->status);
  2352. bool new_rfkill = !(iwl_read32(priv, CSR_GP_CNTRL)
  2353. & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW);
  2354. if (new_rfkill != old_rfkill) {
  2355. if (new_rfkill)
  2356. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2357. else
  2358. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2359. wiphy_rfkill_set_hw_state(priv->hw->wiphy, new_rfkill);
  2360. IWL_DEBUG_RF_KILL(priv, "RF_KILL bit toggled to %s.\n",
  2361. new_rfkill ? "disable radio" : "enable radio");
  2362. }
  2363. /* Keep this running, even if radio now enabled. This will be
  2364. * cancelled in mac_start() if system decides to start again */
  2365. queue_delayed_work(priv->workqueue, &priv->_3945.rfkill_poll,
  2366. round_jiffies_relative(2 * HZ));
  2367. }
  2368. void iwl3945_request_scan(struct iwl_priv *priv, struct ieee80211_vif *vif)
  2369. {
  2370. struct iwl_host_cmd cmd = {
  2371. .id = REPLY_SCAN_CMD,
  2372. .len = sizeof(struct iwl3945_scan_cmd),
  2373. .flags = CMD_SIZE_HUGE,
  2374. };
  2375. struct iwl3945_scan_cmd *scan;
  2376. struct ieee80211_conf *conf = NULL;
  2377. u8 n_probes = 0;
  2378. enum ieee80211_band band;
  2379. bool is_active = false;
  2380. conf = ieee80211_get_hw_conf(priv->hw);
  2381. cancel_delayed_work(&priv->scan_check);
  2382. if (!iwl_is_ready(priv)) {
  2383. IWL_WARN(priv, "request scan called when driver not ready.\n");
  2384. goto done;
  2385. }
  2386. /* Make sure the scan wasn't canceled before this queued work
  2387. * was given the chance to run... */
  2388. if (!test_bit(STATUS_SCANNING, &priv->status))
  2389. goto done;
  2390. /* This should never be called or scheduled if there is currently
  2391. * a scan active in the hardware. */
  2392. if (test_bit(STATUS_SCAN_HW, &priv->status)) {
  2393. IWL_DEBUG_INFO(priv, "Multiple concurrent scan requests "
  2394. "Ignoring second request.\n");
  2395. goto done;
  2396. }
  2397. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  2398. IWL_DEBUG_SCAN(priv, "Aborting scan due to device shutdown\n");
  2399. goto done;
  2400. }
  2401. if (test_bit(STATUS_SCAN_ABORTING, &priv->status)) {
  2402. IWL_DEBUG_HC(priv,
  2403. "Scan request while abort pending. Queuing.\n");
  2404. goto done;
  2405. }
  2406. if (iwl_is_rfkill(priv)) {
  2407. IWL_DEBUG_HC(priv, "Aborting scan due to RF Kill activation\n");
  2408. goto done;
  2409. }
  2410. if (!test_bit(STATUS_READY, &priv->status)) {
  2411. IWL_DEBUG_HC(priv,
  2412. "Scan request while uninitialized. Queuing.\n");
  2413. goto done;
  2414. }
  2415. if (!priv->scan_cmd) {
  2416. priv->scan_cmd = kmalloc(sizeof(struct iwl3945_scan_cmd) +
  2417. IWL_MAX_SCAN_SIZE, GFP_KERNEL);
  2418. if (!priv->scan_cmd) {
  2419. IWL_DEBUG_SCAN(priv, "Fail to allocate scan memory\n");
  2420. goto done;
  2421. }
  2422. }
  2423. scan = priv->scan_cmd;
  2424. memset(scan, 0, sizeof(struct iwl3945_scan_cmd) + IWL_MAX_SCAN_SIZE);
  2425. scan->quiet_plcp_th = IWL_PLCP_QUIET_THRESH;
  2426. scan->quiet_time = IWL_ACTIVE_QUIET_TIME;
  2427. if (iwl_is_associated(priv)) {
  2428. u16 interval = 0;
  2429. u32 extra;
  2430. u32 suspend_time = 100;
  2431. u32 scan_suspend_time = 100;
  2432. unsigned long flags;
  2433. IWL_DEBUG_INFO(priv, "Scanning while associated...\n");
  2434. spin_lock_irqsave(&priv->lock, flags);
  2435. interval = vif ? vif->bss_conf.beacon_int : 0;
  2436. spin_unlock_irqrestore(&priv->lock, flags);
  2437. scan->suspend_time = 0;
  2438. scan->max_out_time = cpu_to_le32(200 * 1024);
  2439. if (!interval)
  2440. interval = suspend_time;
  2441. /*
  2442. * suspend time format:
  2443. * 0-19: beacon interval in usec (time before exec.)
  2444. * 20-23: 0
  2445. * 24-31: number of beacons (suspend between channels)
  2446. */
  2447. extra = (suspend_time / interval) << 24;
  2448. scan_suspend_time = 0xFF0FFFFF &
  2449. (extra | ((suspend_time % interval) * 1024));
  2450. scan->suspend_time = cpu_to_le32(scan_suspend_time);
  2451. IWL_DEBUG_SCAN(priv, "suspend_time 0x%X beacon interval %d\n",
  2452. scan_suspend_time, interval);
  2453. }
  2454. if (priv->is_internal_short_scan) {
  2455. IWL_DEBUG_SCAN(priv, "Start internal passive scan.\n");
  2456. } else if (priv->scan_request->n_ssids) {
  2457. int i, p = 0;
  2458. IWL_DEBUG_SCAN(priv, "Kicking off active scan\n");
  2459. for (i = 0; i < priv->scan_request->n_ssids; i++) {
  2460. /* always does wildcard anyway */
  2461. if (!priv->scan_request->ssids[i].ssid_len)
  2462. continue;
  2463. scan->direct_scan[p].id = WLAN_EID_SSID;
  2464. scan->direct_scan[p].len =
  2465. priv->scan_request->ssids[i].ssid_len;
  2466. memcpy(scan->direct_scan[p].ssid,
  2467. priv->scan_request->ssids[i].ssid,
  2468. priv->scan_request->ssids[i].ssid_len);
  2469. n_probes++;
  2470. p++;
  2471. }
  2472. is_active = true;
  2473. } else
  2474. IWL_DEBUG_SCAN(priv, "Kicking off passive scan.\n");
  2475. /* We don't build a direct scan probe request; the uCode will do
  2476. * that based on the direct_mask added to each channel entry */
  2477. scan->tx_cmd.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK;
  2478. scan->tx_cmd.sta_id = priv->hw_params.bcast_sta_id;
  2479. scan->tx_cmd.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  2480. /* flags + rate selection */
  2481. switch (priv->scan_band) {
  2482. case IEEE80211_BAND_2GHZ:
  2483. scan->flags = RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK;
  2484. scan->tx_cmd.rate = IWL_RATE_1M_PLCP;
  2485. scan->good_CRC_th = 0;
  2486. band = IEEE80211_BAND_2GHZ;
  2487. break;
  2488. case IEEE80211_BAND_5GHZ:
  2489. scan->tx_cmd.rate = IWL_RATE_6M_PLCP;
  2490. /*
  2491. * If active scaning is requested but a certain channel
  2492. * is marked passive, we can do active scanning if we
  2493. * detect transmissions.
  2494. */
  2495. scan->good_CRC_th = is_active ? IWL_GOOD_CRC_TH_DEFAULT :
  2496. IWL_GOOD_CRC_TH_DISABLED;
  2497. band = IEEE80211_BAND_5GHZ;
  2498. break;
  2499. default:
  2500. IWL_WARN(priv, "Invalid scan band\n");
  2501. goto done;
  2502. }
  2503. if (!priv->is_internal_short_scan) {
  2504. scan->tx_cmd.len = cpu_to_le16(
  2505. iwl_fill_probe_req(priv,
  2506. (struct ieee80211_mgmt *)scan->data,
  2507. priv->scan_request->ie,
  2508. priv->scan_request->ie_len,
  2509. IWL_MAX_SCAN_SIZE - sizeof(*scan)));
  2510. } else {
  2511. scan->tx_cmd.len = cpu_to_le16(
  2512. iwl_fill_probe_req(priv,
  2513. (struct ieee80211_mgmt *)scan->data,
  2514. NULL, 0,
  2515. IWL_MAX_SCAN_SIZE - sizeof(*scan)));
  2516. }
  2517. /* select Rx antennas */
  2518. scan->flags |= iwl3945_get_antenna_flags(priv);
  2519. scan->channel_count =
  2520. iwl3945_get_channels_for_scan(priv, band, is_active, n_probes,
  2521. (void *)&scan->data[le16_to_cpu(scan->tx_cmd.len)], vif);
  2522. if (scan->channel_count == 0) {
  2523. IWL_DEBUG_SCAN(priv, "channel count %d\n", scan->channel_count);
  2524. goto done;
  2525. }
  2526. cmd.len += le16_to_cpu(scan->tx_cmd.len) +
  2527. scan->channel_count * sizeof(struct iwl3945_scan_channel);
  2528. cmd.data = scan;
  2529. scan->len = cpu_to_le16(cmd.len);
  2530. set_bit(STATUS_SCAN_HW, &priv->status);
  2531. if (iwl_send_cmd_sync(priv, &cmd))
  2532. goto done;
  2533. queue_delayed_work(priv->workqueue, &priv->scan_check,
  2534. IWL_SCAN_CHECK_WATCHDOG);
  2535. return;
  2536. done:
  2537. /* can not perform scan make sure we clear scanning
  2538. * bits from status so next scan request can be performed.
  2539. * if we dont clear scanning status bit here all next scan
  2540. * will fail
  2541. */
  2542. clear_bit(STATUS_SCAN_HW, &priv->status);
  2543. clear_bit(STATUS_SCANNING, &priv->status);
  2544. /* inform mac80211 scan aborted */
  2545. queue_work(priv->workqueue, &priv->scan_completed);
  2546. }
  2547. static void iwl3945_bg_restart(struct work_struct *data)
  2548. {
  2549. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  2550. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2551. return;
  2552. if (test_and_clear_bit(STATUS_FW_ERROR, &priv->status)) {
  2553. mutex_lock(&priv->mutex);
  2554. priv->vif = NULL;
  2555. priv->is_open = 0;
  2556. mutex_unlock(&priv->mutex);
  2557. iwl3945_down(priv);
  2558. ieee80211_restart_hw(priv->hw);
  2559. } else {
  2560. iwl3945_down(priv);
  2561. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2562. return;
  2563. mutex_lock(&priv->mutex);
  2564. __iwl3945_up(priv);
  2565. mutex_unlock(&priv->mutex);
  2566. }
  2567. }
  2568. static void iwl3945_bg_rx_replenish(struct work_struct *data)
  2569. {
  2570. struct iwl_priv *priv =
  2571. container_of(data, struct iwl_priv, rx_replenish);
  2572. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2573. return;
  2574. mutex_lock(&priv->mutex);
  2575. iwl3945_rx_replenish(priv);
  2576. mutex_unlock(&priv->mutex);
  2577. }
  2578. void iwl3945_post_associate(struct iwl_priv *priv, struct ieee80211_vif *vif)
  2579. {
  2580. int rc = 0;
  2581. struct ieee80211_conf *conf = NULL;
  2582. if (!vif || !priv->is_open)
  2583. return;
  2584. if (vif->type == NL80211_IFTYPE_AP) {
  2585. IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
  2586. return;
  2587. }
  2588. IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
  2589. vif->bss_conf.aid, priv->active_rxon.bssid_addr);
  2590. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2591. return;
  2592. iwl_scan_cancel_timeout(priv, 200);
  2593. conf = ieee80211_get_hw_conf(priv->hw);
  2594. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2595. iwlcore_commit_rxon(priv);
  2596. memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
  2597. iwl_setup_rxon_timing(priv, vif);
  2598. rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2599. sizeof(priv->rxon_timing), &priv->rxon_timing);
  2600. if (rc)
  2601. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2602. "Attempting to continue.\n");
  2603. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2604. priv->staging_rxon.assoc_id = cpu_to_le16(vif->bss_conf.aid);
  2605. IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
  2606. vif->bss_conf.aid, vif->bss_conf.beacon_int);
  2607. if (vif->bss_conf.assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  2608. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2609. else
  2610. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2611. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2612. if (vif->bss_conf.assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2613. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  2614. else
  2615. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2616. if (vif->type == NL80211_IFTYPE_ADHOC)
  2617. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  2618. }
  2619. iwlcore_commit_rxon(priv);
  2620. switch (vif->type) {
  2621. case NL80211_IFTYPE_STATION:
  2622. iwl3945_rate_scale_init(priv->hw, IWL_AP_ID);
  2623. break;
  2624. case NL80211_IFTYPE_ADHOC:
  2625. iwl3945_send_beacon_cmd(priv);
  2626. break;
  2627. default:
  2628. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  2629. __func__, vif->type);
  2630. break;
  2631. }
  2632. }
  2633. /*****************************************************************************
  2634. *
  2635. * mac80211 entry point functions
  2636. *
  2637. *****************************************************************************/
  2638. #define UCODE_READY_TIMEOUT (2 * HZ)
  2639. static int iwl3945_mac_start(struct ieee80211_hw *hw)
  2640. {
  2641. struct iwl_priv *priv = hw->priv;
  2642. int ret;
  2643. IWL_DEBUG_MAC80211(priv, "enter\n");
  2644. /* we should be verifying the device is ready to be opened */
  2645. mutex_lock(&priv->mutex);
  2646. /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
  2647. * ucode filename and max sizes are card-specific. */
  2648. if (!priv->ucode_code.len) {
  2649. ret = iwl3945_read_ucode(priv);
  2650. if (ret) {
  2651. IWL_ERR(priv, "Could not read microcode: %d\n", ret);
  2652. mutex_unlock(&priv->mutex);
  2653. goto out_release_irq;
  2654. }
  2655. }
  2656. ret = __iwl3945_up(priv);
  2657. mutex_unlock(&priv->mutex);
  2658. if (ret)
  2659. goto out_release_irq;
  2660. IWL_DEBUG_INFO(priv, "Start UP work.\n");
  2661. /* Wait for START_ALIVE from ucode. Otherwise callbacks from
  2662. * mac80211 will not be run successfully. */
  2663. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  2664. test_bit(STATUS_READY, &priv->status),
  2665. UCODE_READY_TIMEOUT);
  2666. if (!ret) {
  2667. if (!test_bit(STATUS_READY, &priv->status)) {
  2668. IWL_ERR(priv,
  2669. "Wait for START_ALIVE timeout after %dms.\n",
  2670. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  2671. ret = -ETIMEDOUT;
  2672. goto out_release_irq;
  2673. }
  2674. }
  2675. /* ucode is running and will send rfkill notifications,
  2676. * no need to poll the killswitch state anymore */
  2677. cancel_delayed_work(&priv->_3945.rfkill_poll);
  2678. iwl_led_start(priv);
  2679. priv->is_open = 1;
  2680. IWL_DEBUG_MAC80211(priv, "leave\n");
  2681. return 0;
  2682. out_release_irq:
  2683. priv->is_open = 0;
  2684. IWL_DEBUG_MAC80211(priv, "leave - failed\n");
  2685. return ret;
  2686. }
  2687. static void iwl3945_mac_stop(struct ieee80211_hw *hw)
  2688. {
  2689. struct iwl_priv *priv = hw->priv;
  2690. IWL_DEBUG_MAC80211(priv, "enter\n");
  2691. if (!priv->is_open) {
  2692. IWL_DEBUG_MAC80211(priv, "leave - skip\n");
  2693. return;
  2694. }
  2695. priv->is_open = 0;
  2696. if (iwl_is_ready_rf(priv)) {
  2697. /* stop mac, cancel any scan request and clear
  2698. * RXON_FILTER_ASSOC_MSK BIT
  2699. */
  2700. mutex_lock(&priv->mutex);
  2701. iwl_scan_cancel_timeout(priv, 100);
  2702. mutex_unlock(&priv->mutex);
  2703. }
  2704. iwl3945_down(priv);
  2705. flush_workqueue(priv->workqueue);
  2706. /* start polling the killswitch state again */
  2707. queue_delayed_work(priv->workqueue, &priv->_3945.rfkill_poll,
  2708. round_jiffies_relative(2 * HZ));
  2709. IWL_DEBUG_MAC80211(priv, "leave\n");
  2710. }
  2711. static int iwl3945_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  2712. {
  2713. struct iwl_priv *priv = hw->priv;
  2714. IWL_DEBUG_MAC80211(priv, "enter\n");
  2715. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  2716. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  2717. if (iwl3945_tx_skb(priv, skb))
  2718. dev_kfree_skb_any(skb);
  2719. IWL_DEBUG_MAC80211(priv, "leave\n");
  2720. return NETDEV_TX_OK;
  2721. }
  2722. void iwl3945_config_ap(struct iwl_priv *priv, struct ieee80211_vif *vif)
  2723. {
  2724. int rc = 0;
  2725. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2726. return;
  2727. /* The following should be done only at AP bring up */
  2728. if (!(iwl_is_associated(priv))) {
  2729. /* RXON - unassoc (to set timing command) */
  2730. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2731. iwlcore_commit_rxon(priv);
  2732. /* RXON Timing */
  2733. memset(&priv->rxon_timing, 0, sizeof(struct iwl_rxon_time_cmd));
  2734. iwl_setup_rxon_timing(priv, vif);
  2735. rc = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  2736. sizeof(priv->rxon_timing),
  2737. &priv->rxon_timing);
  2738. if (rc)
  2739. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  2740. "Attempting to continue.\n");
  2741. priv->staging_rxon.assoc_id = 0;
  2742. if (vif->bss_conf.assoc_capability &
  2743. WLAN_CAPABILITY_SHORT_PREAMBLE)
  2744. priv->staging_rxon.flags |=
  2745. RXON_FLG_SHORT_PREAMBLE_MSK;
  2746. else
  2747. priv->staging_rxon.flags &=
  2748. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2749. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  2750. if (vif->bss_conf.assoc_capability &
  2751. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  2752. priv->staging_rxon.flags |=
  2753. RXON_FLG_SHORT_SLOT_MSK;
  2754. else
  2755. priv->staging_rxon.flags &=
  2756. ~RXON_FLG_SHORT_SLOT_MSK;
  2757. if (vif->type == NL80211_IFTYPE_ADHOC)
  2758. priv->staging_rxon.flags &=
  2759. ~RXON_FLG_SHORT_SLOT_MSK;
  2760. }
  2761. /* restore RXON assoc */
  2762. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  2763. iwlcore_commit_rxon(priv);
  2764. }
  2765. iwl3945_send_beacon_cmd(priv);
  2766. /* FIXME - we need to add code here to detect a totally new
  2767. * configuration, reset the AP, unassoc, rxon timing, assoc,
  2768. * clear sta table, add BCAST sta... */
  2769. }
  2770. static int iwl3945_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2771. struct ieee80211_vif *vif,
  2772. struct ieee80211_sta *sta,
  2773. struct ieee80211_key_conf *key)
  2774. {
  2775. struct iwl_priv *priv = hw->priv;
  2776. int ret = 0;
  2777. u8 sta_id = IWL_INVALID_STATION;
  2778. u8 static_key;
  2779. IWL_DEBUG_MAC80211(priv, "enter\n");
  2780. if (iwl3945_mod_params.sw_crypto) {
  2781. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  2782. return -EOPNOTSUPP;
  2783. }
  2784. static_key = !iwl_is_associated(priv);
  2785. if (!static_key) {
  2786. if (!sta) {
  2787. sta_id = priv->hw_params.bcast_sta_id;
  2788. } else {
  2789. sta_id = iwl_sta_id(sta);
  2790. if (sta_id == IWL_INVALID_STATION) {
  2791. IWL_DEBUG_MAC80211(priv,
  2792. "leave - %pM not in station map.\n",
  2793. sta->addr);
  2794. return -EINVAL;
  2795. }
  2796. }
  2797. }
  2798. mutex_lock(&priv->mutex);
  2799. iwl_scan_cancel_timeout(priv, 100);
  2800. switch (cmd) {
  2801. case SET_KEY:
  2802. if (static_key)
  2803. ret = iwl3945_set_static_key(priv, key);
  2804. else
  2805. ret = iwl3945_set_dynamic_key(priv, key, sta_id);
  2806. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  2807. break;
  2808. case DISABLE_KEY:
  2809. if (static_key)
  2810. ret = iwl3945_remove_static_key(priv);
  2811. else
  2812. ret = iwl3945_clear_sta_key_info(priv, sta_id);
  2813. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  2814. break;
  2815. default:
  2816. ret = -EINVAL;
  2817. }
  2818. mutex_unlock(&priv->mutex);
  2819. IWL_DEBUG_MAC80211(priv, "leave\n");
  2820. return ret;
  2821. }
  2822. static int iwl3945_mac_sta_add(struct ieee80211_hw *hw,
  2823. struct ieee80211_vif *vif,
  2824. struct ieee80211_sta *sta)
  2825. {
  2826. struct iwl_priv *priv = hw->priv;
  2827. struct iwl3945_sta_priv *sta_priv = (void *)sta->drv_priv;
  2828. int ret;
  2829. bool is_ap = vif->type == NL80211_IFTYPE_STATION;
  2830. u8 sta_id;
  2831. sta_priv->common.sta_id = IWL_INVALID_STATION;
  2832. IWL_DEBUG_INFO(priv, "received request to add station %pM\n",
  2833. sta->addr);
  2834. ret = iwl_add_station_common(priv, sta->addr, is_ap, &sta->ht_cap,
  2835. &sta_id);
  2836. if (ret) {
  2837. IWL_ERR(priv, "Unable to add station %pM (%d)\n",
  2838. sta->addr, ret);
  2839. /* Should we return success if return code is EEXIST ? */
  2840. return ret;
  2841. }
  2842. sta_priv->common.sta_id = sta_id;
  2843. /* Initialize rate scaling */
  2844. IWL_DEBUG_INFO(priv, "Initializing rate scaling for station %pM\n",
  2845. sta->addr);
  2846. iwl3945_rs_rate_init(priv, sta, sta_id);
  2847. return 0;
  2848. }
  2849. /*****************************************************************************
  2850. *
  2851. * sysfs attributes
  2852. *
  2853. *****************************************************************************/
  2854. #ifdef CONFIG_IWLWIFI_DEBUG
  2855. /*
  2856. * The following adds a new attribute to the sysfs representation
  2857. * of this device driver (i.e. a new file in /sys/bus/pci/drivers/iwl/)
  2858. * used for controlling the debug level.
  2859. *
  2860. * See the level definitions in iwl for details.
  2861. *
  2862. * The debug_level being managed using sysfs below is a per device debug
  2863. * level that is used instead of the global debug level if it (the per
  2864. * device debug level) is set.
  2865. */
  2866. static ssize_t show_debug_level(struct device *d,
  2867. struct device_attribute *attr, char *buf)
  2868. {
  2869. struct iwl_priv *priv = dev_get_drvdata(d);
  2870. return sprintf(buf, "0x%08X\n", iwl_get_debug_level(priv));
  2871. }
  2872. static ssize_t store_debug_level(struct device *d,
  2873. struct device_attribute *attr,
  2874. const char *buf, size_t count)
  2875. {
  2876. struct iwl_priv *priv = dev_get_drvdata(d);
  2877. unsigned long val;
  2878. int ret;
  2879. ret = strict_strtoul(buf, 0, &val);
  2880. if (ret)
  2881. IWL_INFO(priv, "%s is not in hex or decimal form.\n", buf);
  2882. else {
  2883. priv->debug_level = val;
  2884. if (iwl_alloc_traffic_mem(priv))
  2885. IWL_ERR(priv,
  2886. "Not enough memory to generate traffic log\n");
  2887. }
  2888. return strnlen(buf, count);
  2889. }
  2890. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  2891. show_debug_level, store_debug_level);
  2892. #endif /* CONFIG_IWLWIFI_DEBUG */
  2893. static ssize_t show_temperature(struct device *d,
  2894. struct device_attribute *attr, char *buf)
  2895. {
  2896. struct iwl_priv *priv = dev_get_drvdata(d);
  2897. if (!iwl_is_alive(priv))
  2898. return -EAGAIN;
  2899. return sprintf(buf, "%d\n", iwl3945_hw_get_temperature(priv));
  2900. }
  2901. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  2902. static ssize_t show_tx_power(struct device *d,
  2903. struct device_attribute *attr, char *buf)
  2904. {
  2905. struct iwl_priv *priv = dev_get_drvdata(d);
  2906. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  2907. }
  2908. static ssize_t store_tx_power(struct device *d,
  2909. struct device_attribute *attr,
  2910. const char *buf, size_t count)
  2911. {
  2912. struct iwl_priv *priv = dev_get_drvdata(d);
  2913. char *p = (char *)buf;
  2914. u32 val;
  2915. val = simple_strtoul(p, &p, 10);
  2916. if (p == buf)
  2917. IWL_INFO(priv, ": %s is not in decimal form.\n", buf);
  2918. else
  2919. iwl3945_hw_reg_set_txpower(priv, val);
  2920. return count;
  2921. }
  2922. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  2923. static ssize_t show_flags(struct device *d,
  2924. struct device_attribute *attr, char *buf)
  2925. {
  2926. struct iwl_priv *priv = dev_get_drvdata(d);
  2927. return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
  2928. }
  2929. static ssize_t store_flags(struct device *d,
  2930. struct device_attribute *attr,
  2931. const char *buf, size_t count)
  2932. {
  2933. struct iwl_priv *priv = dev_get_drvdata(d);
  2934. u32 flags = simple_strtoul(buf, NULL, 0);
  2935. mutex_lock(&priv->mutex);
  2936. if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
  2937. /* Cancel any currently running scans... */
  2938. if (iwl_scan_cancel_timeout(priv, 100))
  2939. IWL_WARN(priv, "Could not cancel scan.\n");
  2940. else {
  2941. IWL_DEBUG_INFO(priv, "Committing rxon.flags = 0x%04X\n",
  2942. flags);
  2943. priv->staging_rxon.flags = cpu_to_le32(flags);
  2944. iwlcore_commit_rxon(priv);
  2945. }
  2946. }
  2947. mutex_unlock(&priv->mutex);
  2948. return count;
  2949. }
  2950. static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
  2951. static ssize_t show_filter_flags(struct device *d,
  2952. struct device_attribute *attr, char *buf)
  2953. {
  2954. struct iwl_priv *priv = dev_get_drvdata(d);
  2955. return sprintf(buf, "0x%04X\n",
  2956. le32_to_cpu(priv->active_rxon.filter_flags));
  2957. }
  2958. static ssize_t store_filter_flags(struct device *d,
  2959. struct device_attribute *attr,
  2960. const char *buf, size_t count)
  2961. {
  2962. struct iwl_priv *priv = dev_get_drvdata(d);
  2963. u32 filter_flags = simple_strtoul(buf, NULL, 0);
  2964. mutex_lock(&priv->mutex);
  2965. if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
  2966. /* Cancel any currently running scans... */
  2967. if (iwl_scan_cancel_timeout(priv, 100))
  2968. IWL_WARN(priv, "Could not cancel scan.\n");
  2969. else {
  2970. IWL_DEBUG_INFO(priv, "Committing rxon.filter_flags = "
  2971. "0x%04X\n", filter_flags);
  2972. priv->staging_rxon.filter_flags =
  2973. cpu_to_le32(filter_flags);
  2974. iwlcore_commit_rxon(priv);
  2975. }
  2976. }
  2977. mutex_unlock(&priv->mutex);
  2978. return count;
  2979. }
  2980. static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
  2981. store_filter_flags);
  2982. static ssize_t show_measurement(struct device *d,
  2983. struct device_attribute *attr, char *buf)
  2984. {
  2985. struct iwl_priv *priv = dev_get_drvdata(d);
  2986. struct iwl_spectrum_notification measure_report;
  2987. u32 size = sizeof(measure_report), len = 0, ofs = 0;
  2988. u8 *data = (u8 *)&measure_report;
  2989. unsigned long flags;
  2990. spin_lock_irqsave(&priv->lock, flags);
  2991. if (!(priv->measurement_status & MEASUREMENT_READY)) {
  2992. spin_unlock_irqrestore(&priv->lock, flags);
  2993. return 0;
  2994. }
  2995. memcpy(&measure_report, &priv->measure_report, size);
  2996. priv->measurement_status = 0;
  2997. spin_unlock_irqrestore(&priv->lock, flags);
  2998. while (size && (PAGE_SIZE - len)) {
  2999. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  3000. PAGE_SIZE - len, 1);
  3001. len = strlen(buf);
  3002. if (PAGE_SIZE - len)
  3003. buf[len++] = '\n';
  3004. ofs += 16;
  3005. size -= min(size, 16U);
  3006. }
  3007. return len;
  3008. }
  3009. static ssize_t store_measurement(struct device *d,
  3010. struct device_attribute *attr,
  3011. const char *buf, size_t count)
  3012. {
  3013. struct iwl_priv *priv = dev_get_drvdata(d);
  3014. struct ieee80211_measurement_params params = {
  3015. .channel = le16_to_cpu(priv->active_rxon.channel),
  3016. .start_time = cpu_to_le64(priv->_3945.last_tsf),
  3017. .duration = cpu_to_le16(1),
  3018. };
  3019. u8 type = IWL_MEASURE_BASIC;
  3020. u8 buffer[32];
  3021. u8 channel;
  3022. if (count) {
  3023. char *p = buffer;
  3024. strncpy(buffer, buf, min(sizeof(buffer), count));
  3025. channel = simple_strtoul(p, NULL, 0);
  3026. if (channel)
  3027. params.channel = channel;
  3028. p = buffer;
  3029. while (*p && *p != ' ')
  3030. p++;
  3031. if (*p)
  3032. type = simple_strtoul(p + 1, NULL, 0);
  3033. }
  3034. IWL_DEBUG_INFO(priv, "Invoking measurement of type %d on "
  3035. "channel %d (for '%s')\n", type, params.channel, buf);
  3036. iwl3945_get_measurement(priv, &params, type);
  3037. return count;
  3038. }
  3039. static DEVICE_ATTR(measurement, S_IRUSR | S_IWUSR,
  3040. show_measurement, store_measurement);
  3041. static ssize_t store_retry_rate(struct device *d,
  3042. struct device_attribute *attr,
  3043. const char *buf, size_t count)
  3044. {
  3045. struct iwl_priv *priv = dev_get_drvdata(d);
  3046. priv->retry_rate = simple_strtoul(buf, NULL, 0);
  3047. if (priv->retry_rate <= 0)
  3048. priv->retry_rate = 1;
  3049. return count;
  3050. }
  3051. static ssize_t show_retry_rate(struct device *d,
  3052. struct device_attribute *attr, char *buf)
  3053. {
  3054. struct iwl_priv *priv = dev_get_drvdata(d);
  3055. return sprintf(buf, "%d", priv->retry_rate);
  3056. }
  3057. static DEVICE_ATTR(retry_rate, S_IWUSR | S_IRUSR, show_retry_rate,
  3058. store_retry_rate);
  3059. static ssize_t show_channels(struct device *d,
  3060. struct device_attribute *attr, char *buf)
  3061. {
  3062. /* all this shit doesn't belong into sysfs anyway */
  3063. return 0;
  3064. }
  3065. static DEVICE_ATTR(channels, S_IRUSR, show_channels, NULL);
  3066. static ssize_t show_antenna(struct device *d,
  3067. struct device_attribute *attr, char *buf)
  3068. {
  3069. struct iwl_priv *priv = dev_get_drvdata(d);
  3070. if (!iwl_is_alive(priv))
  3071. return -EAGAIN;
  3072. return sprintf(buf, "%d\n", iwl3945_mod_params.antenna);
  3073. }
  3074. static ssize_t store_antenna(struct device *d,
  3075. struct device_attribute *attr,
  3076. const char *buf, size_t count)
  3077. {
  3078. struct iwl_priv *priv __maybe_unused = dev_get_drvdata(d);
  3079. int ant;
  3080. if (count == 0)
  3081. return 0;
  3082. if (sscanf(buf, "%1i", &ant) != 1) {
  3083. IWL_DEBUG_INFO(priv, "not in hex or decimal form.\n");
  3084. return count;
  3085. }
  3086. if ((ant >= 0) && (ant <= 2)) {
  3087. IWL_DEBUG_INFO(priv, "Setting antenna select to %d.\n", ant);
  3088. iwl3945_mod_params.antenna = (enum iwl3945_antenna)ant;
  3089. } else
  3090. IWL_DEBUG_INFO(priv, "Bad antenna select value %d.\n", ant);
  3091. return count;
  3092. }
  3093. static DEVICE_ATTR(antenna, S_IWUSR | S_IRUGO, show_antenna, store_antenna);
  3094. static ssize_t show_status(struct device *d,
  3095. struct device_attribute *attr, char *buf)
  3096. {
  3097. struct iwl_priv *priv = dev_get_drvdata(d);
  3098. if (!iwl_is_alive(priv))
  3099. return -EAGAIN;
  3100. return sprintf(buf, "0x%08x\n", (int)priv->status);
  3101. }
  3102. static DEVICE_ATTR(status, S_IRUGO, show_status, NULL);
  3103. static ssize_t dump_error_log(struct device *d,
  3104. struct device_attribute *attr,
  3105. const char *buf, size_t count)
  3106. {
  3107. struct iwl_priv *priv = dev_get_drvdata(d);
  3108. char *p = (char *)buf;
  3109. if (p[0] == '1')
  3110. iwl3945_dump_nic_error_log(priv);
  3111. return strnlen(buf, count);
  3112. }
  3113. static DEVICE_ATTR(dump_errors, S_IWUSR, NULL, dump_error_log);
  3114. /*****************************************************************************
  3115. *
  3116. * driver setup and tear down
  3117. *
  3118. *****************************************************************************/
  3119. static void iwl3945_setup_deferred_work(struct iwl_priv *priv)
  3120. {
  3121. priv->workqueue = create_singlethread_workqueue(DRV_NAME);
  3122. init_waitqueue_head(&priv->wait_command_queue);
  3123. INIT_WORK(&priv->restart, iwl3945_bg_restart);
  3124. INIT_WORK(&priv->rx_replenish, iwl3945_bg_rx_replenish);
  3125. INIT_WORK(&priv->beacon_update, iwl3945_bg_beacon_update);
  3126. INIT_DELAYED_WORK(&priv->init_alive_start, iwl3945_bg_init_alive_start);
  3127. INIT_DELAYED_WORK(&priv->alive_start, iwl3945_bg_alive_start);
  3128. INIT_DELAYED_WORK(&priv->_3945.rfkill_poll, iwl3945_rfkill_poll);
  3129. INIT_WORK(&priv->scan_completed, iwl_bg_scan_completed);
  3130. INIT_WORK(&priv->abort_scan, iwl_bg_abort_scan);
  3131. INIT_WORK(&priv->start_internal_scan, iwl_bg_start_internal_scan);
  3132. INIT_DELAYED_WORK(&priv->scan_check, iwl_bg_scan_check);
  3133. iwl3945_hw_setup_deferred_work(priv);
  3134. if (priv->cfg->ops->lib->recover_from_tx_stall) {
  3135. init_timer(&priv->monitor_recover);
  3136. priv->monitor_recover.data = (unsigned long)priv;
  3137. priv->monitor_recover.function =
  3138. priv->cfg->ops->lib->recover_from_tx_stall;
  3139. }
  3140. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  3141. iwl3945_irq_tasklet, (unsigned long)priv);
  3142. }
  3143. static void iwl3945_cancel_deferred_work(struct iwl_priv *priv)
  3144. {
  3145. iwl3945_hw_cancel_deferred_work(priv);
  3146. cancel_delayed_work_sync(&priv->init_alive_start);
  3147. cancel_delayed_work(&priv->scan_check);
  3148. cancel_delayed_work(&priv->alive_start);
  3149. cancel_work_sync(&priv->start_internal_scan);
  3150. cancel_work_sync(&priv->beacon_update);
  3151. if (priv->cfg->ops->lib->recover_from_tx_stall)
  3152. del_timer_sync(&priv->monitor_recover);
  3153. }
  3154. static struct attribute *iwl3945_sysfs_entries[] = {
  3155. &dev_attr_antenna.attr,
  3156. &dev_attr_channels.attr,
  3157. &dev_attr_dump_errors.attr,
  3158. &dev_attr_flags.attr,
  3159. &dev_attr_filter_flags.attr,
  3160. &dev_attr_measurement.attr,
  3161. &dev_attr_retry_rate.attr,
  3162. &dev_attr_status.attr,
  3163. &dev_attr_temperature.attr,
  3164. &dev_attr_tx_power.attr,
  3165. #ifdef CONFIG_IWLWIFI_DEBUG
  3166. &dev_attr_debug_level.attr,
  3167. #endif
  3168. NULL
  3169. };
  3170. static struct attribute_group iwl3945_attribute_group = {
  3171. .name = NULL, /* put in device directory */
  3172. .attrs = iwl3945_sysfs_entries,
  3173. };
  3174. static struct ieee80211_ops iwl3945_hw_ops = {
  3175. .tx = iwl3945_mac_tx,
  3176. .start = iwl3945_mac_start,
  3177. .stop = iwl3945_mac_stop,
  3178. .add_interface = iwl_mac_add_interface,
  3179. .remove_interface = iwl_mac_remove_interface,
  3180. .config = iwl_mac_config,
  3181. .configure_filter = iwl_configure_filter,
  3182. .set_key = iwl3945_mac_set_key,
  3183. .conf_tx = iwl_mac_conf_tx,
  3184. .reset_tsf = iwl_mac_reset_tsf,
  3185. .bss_info_changed = iwl_bss_info_changed,
  3186. .hw_scan = iwl_mac_hw_scan,
  3187. .sta_add = iwl3945_mac_sta_add,
  3188. .sta_remove = iwl_mac_sta_remove,
  3189. };
  3190. static int iwl3945_init_drv(struct iwl_priv *priv)
  3191. {
  3192. int ret;
  3193. struct iwl3945_eeprom *eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  3194. priv->retry_rate = 1;
  3195. priv->ibss_beacon = NULL;
  3196. spin_lock_init(&priv->sta_lock);
  3197. spin_lock_init(&priv->hcmd_lock);
  3198. INIT_LIST_HEAD(&priv->free_frames);
  3199. mutex_init(&priv->mutex);
  3200. mutex_init(&priv->sync_cmd_mutex);
  3201. priv->ieee_channels = NULL;
  3202. priv->ieee_rates = NULL;
  3203. priv->band = IEEE80211_BAND_2GHZ;
  3204. priv->iw_mode = NL80211_IFTYPE_STATION;
  3205. priv->missed_beacon_threshold = IWL_MISSED_BEACON_THRESHOLD_DEF;
  3206. priv->tx_power_user_lmt = IWL_DEFAULT_TX_POWER;
  3207. if (eeprom->version < EEPROM_3945_EEPROM_VERSION) {
  3208. IWL_WARN(priv, "Unsupported EEPROM version: 0x%04X\n",
  3209. eeprom->version);
  3210. ret = -EINVAL;
  3211. goto err;
  3212. }
  3213. ret = iwl_init_channel_map(priv);
  3214. if (ret) {
  3215. IWL_ERR(priv, "initializing regulatory failed: %d\n", ret);
  3216. goto err;
  3217. }
  3218. /* Set up txpower settings in driver for all channels */
  3219. if (iwl3945_txpower_set_from_eeprom(priv)) {
  3220. ret = -EIO;
  3221. goto err_free_channel_map;
  3222. }
  3223. ret = iwlcore_init_geos(priv);
  3224. if (ret) {
  3225. IWL_ERR(priv, "initializing geos failed: %d\n", ret);
  3226. goto err_free_channel_map;
  3227. }
  3228. iwl3945_init_hw_rates(priv, priv->ieee_rates);
  3229. return 0;
  3230. err_free_channel_map:
  3231. iwl_free_channel_map(priv);
  3232. err:
  3233. return ret;
  3234. }
  3235. #define IWL3945_MAX_PROBE_REQUEST 200
  3236. static int iwl3945_setup_mac(struct iwl_priv *priv)
  3237. {
  3238. int ret;
  3239. struct ieee80211_hw *hw = priv->hw;
  3240. hw->rate_control_algorithm = "iwl-3945-rs";
  3241. hw->sta_data_size = sizeof(struct iwl3945_sta_priv);
  3242. hw->vif_data_size = sizeof(struct iwl_vif_priv);
  3243. /* Tell mac80211 our characteristics */
  3244. hw->flags = IEEE80211_HW_SIGNAL_DBM |
  3245. IEEE80211_HW_SPECTRUM_MGMT;
  3246. if (!priv->cfg->broken_powersave)
  3247. hw->flags |= IEEE80211_HW_SUPPORTS_PS |
  3248. IEEE80211_HW_SUPPORTS_DYNAMIC_PS;
  3249. hw->wiphy->interface_modes =
  3250. BIT(NL80211_IFTYPE_STATION) |
  3251. BIT(NL80211_IFTYPE_ADHOC);
  3252. hw->wiphy->flags |= WIPHY_FLAG_CUSTOM_REGULATORY |
  3253. WIPHY_FLAG_DISABLE_BEACON_HINTS;
  3254. hw->wiphy->max_scan_ssids = PROBE_OPTION_MAX_3945;
  3255. /* we create the 802.11 header and a zero-length SSID element */
  3256. hw->wiphy->max_scan_ie_len = IWL3945_MAX_PROBE_REQUEST - 24 - 2;
  3257. /* Default value; 4 EDCA QOS priorities */
  3258. hw->queues = 4;
  3259. if (priv->bands[IEEE80211_BAND_2GHZ].n_channels)
  3260. priv->hw->wiphy->bands[IEEE80211_BAND_2GHZ] =
  3261. &priv->bands[IEEE80211_BAND_2GHZ];
  3262. if (priv->bands[IEEE80211_BAND_5GHZ].n_channels)
  3263. priv->hw->wiphy->bands[IEEE80211_BAND_5GHZ] =
  3264. &priv->bands[IEEE80211_BAND_5GHZ];
  3265. ret = ieee80211_register_hw(priv->hw);
  3266. if (ret) {
  3267. IWL_ERR(priv, "Failed to register hw (error %d)\n", ret);
  3268. return ret;
  3269. }
  3270. priv->mac80211_registered = 1;
  3271. return 0;
  3272. }
  3273. static int iwl3945_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  3274. {
  3275. int err = 0;
  3276. struct iwl_priv *priv;
  3277. struct ieee80211_hw *hw;
  3278. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  3279. struct iwl3945_eeprom *eeprom;
  3280. unsigned long flags;
  3281. /***********************
  3282. * 1. Allocating HW data
  3283. * ********************/
  3284. /* mac80211 allocates memory for this device instance, including
  3285. * space for this driver's private structure */
  3286. hw = iwl_alloc_all(cfg, &iwl3945_hw_ops);
  3287. if (hw == NULL) {
  3288. printk(KERN_ERR DRV_NAME "Can not allocate network device\n");
  3289. err = -ENOMEM;
  3290. goto out;
  3291. }
  3292. priv = hw->priv;
  3293. SET_IEEE80211_DEV(hw, &pdev->dev);
  3294. /*
  3295. * Disabling hardware scan means that mac80211 will perform scans
  3296. * "the hard way", rather than using device's scan.
  3297. */
  3298. if (iwl3945_mod_params.disable_hw_scan) {
  3299. IWL_DEBUG_INFO(priv, "Disabling hw_scan\n");
  3300. iwl3945_hw_ops.hw_scan = NULL;
  3301. }
  3302. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  3303. priv->cfg = cfg;
  3304. priv->pci_dev = pdev;
  3305. priv->inta_mask = CSR_INI_SET_MASK;
  3306. #ifdef CONFIG_IWLWIFI_DEBUG
  3307. atomic_set(&priv->restrict_refcnt, 0);
  3308. #endif
  3309. if (iwl_alloc_traffic_mem(priv))
  3310. IWL_ERR(priv, "Not enough memory to generate traffic log\n");
  3311. /***************************
  3312. * 2. Initializing PCI bus
  3313. * *************************/
  3314. if (pci_enable_device(pdev)) {
  3315. err = -ENODEV;
  3316. goto out_ieee80211_free_hw;
  3317. }
  3318. pci_set_master(pdev);
  3319. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  3320. if (!err)
  3321. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  3322. if (err) {
  3323. IWL_WARN(priv, "No suitable DMA available.\n");
  3324. goto out_pci_disable_device;
  3325. }
  3326. pci_set_drvdata(pdev, priv);
  3327. err = pci_request_regions(pdev, DRV_NAME);
  3328. if (err)
  3329. goto out_pci_disable_device;
  3330. /***********************
  3331. * 3. Read REV Register
  3332. * ********************/
  3333. priv->hw_base = pci_iomap(pdev, 0, 0);
  3334. if (!priv->hw_base) {
  3335. err = -ENODEV;
  3336. goto out_pci_release_regions;
  3337. }
  3338. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  3339. (unsigned long long) pci_resource_len(pdev, 0));
  3340. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  3341. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  3342. * PCI Tx retries from interfering with C3 CPU state */
  3343. pci_write_config_byte(pdev, 0x41, 0x00);
  3344. /* these spin locks will be used in apm_ops.init and EEPROM access
  3345. * we should init now
  3346. */
  3347. spin_lock_init(&priv->reg_lock);
  3348. spin_lock_init(&priv->lock);
  3349. /*
  3350. * stop and reset the on-board processor just in case it is in a
  3351. * strange state ... like being left stranded by a primary kernel
  3352. * and this is now the kdump kernel trying to start up
  3353. */
  3354. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  3355. /***********************
  3356. * 4. Read EEPROM
  3357. * ********************/
  3358. /* Read the EEPROM */
  3359. err = iwl_eeprom_init(priv);
  3360. if (err) {
  3361. IWL_ERR(priv, "Unable to init EEPROM\n");
  3362. goto out_iounmap;
  3363. }
  3364. /* MAC Address location in EEPROM same for 3945/4965 */
  3365. eeprom = (struct iwl3945_eeprom *)priv->eeprom;
  3366. memcpy(priv->mac_addr, eeprom->mac_address, ETH_ALEN);
  3367. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
  3368. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  3369. /***********************
  3370. * 5. Setup HW Constants
  3371. * ********************/
  3372. /* Device-specific setup */
  3373. if (iwl3945_hw_set_hw_params(priv)) {
  3374. IWL_ERR(priv, "failed to set hw settings\n");
  3375. goto out_eeprom_free;
  3376. }
  3377. /***********************
  3378. * 6. Setup priv
  3379. * ********************/
  3380. err = iwl3945_init_drv(priv);
  3381. if (err) {
  3382. IWL_ERR(priv, "initializing driver failed\n");
  3383. goto out_unset_hw_params;
  3384. }
  3385. IWL_INFO(priv, "Detected Intel Wireless WiFi Link %s\n",
  3386. priv->cfg->name);
  3387. /***********************
  3388. * 7. Setup Services
  3389. * ********************/
  3390. spin_lock_irqsave(&priv->lock, flags);
  3391. iwl_disable_interrupts(priv);
  3392. spin_unlock_irqrestore(&priv->lock, flags);
  3393. pci_enable_msi(priv->pci_dev);
  3394. err = request_irq(priv->pci_dev->irq, priv->cfg->ops->lib->isr,
  3395. IRQF_SHARED, DRV_NAME, priv);
  3396. if (err) {
  3397. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  3398. goto out_disable_msi;
  3399. }
  3400. err = sysfs_create_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3401. if (err) {
  3402. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  3403. goto out_release_irq;
  3404. }
  3405. iwl_set_rxon_channel(priv,
  3406. &priv->bands[IEEE80211_BAND_2GHZ].channels[5]);
  3407. iwl3945_setup_deferred_work(priv);
  3408. iwl3945_setup_rx_handlers(priv);
  3409. iwl_power_initialize(priv);
  3410. /*********************************
  3411. * 8. Setup and Register mac80211
  3412. * *******************************/
  3413. iwl_enable_interrupts(priv);
  3414. err = iwl3945_setup_mac(priv);
  3415. if (err)
  3416. goto out_remove_sysfs;
  3417. err = iwl_dbgfs_register(priv, DRV_NAME);
  3418. if (err)
  3419. IWL_ERR(priv, "failed to create debugfs files. Ignoring error: %d\n", err);
  3420. /* Start monitoring the killswitch */
  3421. queue_delayed_work(priv->workqueue, &priv->_3945.rfkill_poll,
  3422. 2 * HZ);
  3423. return 0;
  3424. out_remove_sysfs:
  3425. destroy_workqueue(priv->workqueue);
  3426. priv->workqueue = NULL;
  3427. sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3428. out_release_irq:
  3429. free_irq(priv->pci_dev->irq, priv);
  3430. out_disable_msi:
  3431. pci_disable_msi(priv->pci_dev);
  3432. iwlcore_free_geos(priv);
  3433. iwl_free_channel_map(priv);
  3434. out_unset_hw_params:
  3435. iwl3945_unset_hw_params(priv);
  3436. out_eeprom_free:
  3437. iwl_eeprom_free(priv);
  3438. out_iounmap:
  3439. pci_iounmap(pdev, priv->hw_base);
  3440. out_pci_release_regions:
  3441. pci_release_regions(pdev);
  3442. out_pci_disable_device:
  3443. pci_set_drvdata(pdev, NULL);
  3444. pci_disable_device(pdev);
  3445. out_ieee80211_free_hw:
  3446. iwl_free_traffic_mem(priv);
  3447. ieee80211_free_hw(priv->hw);
  3448. out:
  3449. return err;
  3450. }
  3451. static void __devexit iwl3945_pci_remove(struct pci_dev *pdev)
  3452. {
  3453. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3454. unsigned long flags;
  3455. if (!priv)
  3456. return;
  3457. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  3458. iwl_dbgfs_unregister(priv);
  3459. set_bit(STATUS_EXIT_PENDING, &priv->status);
  3460. if (priv->mac80211_registered) {
  3461. ieee80211_unregister_hw(priv->hw);
  3462. priv->mac80211_registered = 0;
  3463. } else {
  3464. iwl3945_down(priv);
  3465. }
  3466. /*
  3467. * Make sure device is reset to low power before unloading driver.
  3468. * This may be redundant with iwl_down(), but there are paths to
  3469. * run iwl_down() without calling apm_ops.stop(), and there are
  3470. * paths to avoid running iwl_down() at all before leaving driver.
  3471. * This (inexpensive) call *makes sure* device is reset.
  3472. */
  3473. priv->cfg->ops->lib->apm_ops.stop(priv);
  3474. /* make sure we flush any pending irq or
  3475. * tasklet for the driver
  3476. */
  3477. spin_lock_irqsave(&priv->lock, flags);
  3478. iwl_disable_interrupts(priv);
  3479. spin_unlock_irqrestore(&priv->lock, flags);
  3480. iwl_synchronize_irq(priv);
  3481. sysfs_remove_group(&pdev->dev.kobj, &iwl3945_attribute_group);
  3482. cancel_delayed_work_sync(&priv->_3945.rfkill_poll);
  3483. iwl3945_dealloc_ucode_pci(priv);
  3484. if (priv->rxq.bd)
  3485. iwl3945_rx_queue_free(priv, &priv->rxq);
  3486. iwl3945_hw_txq_ctx_free(priv);
  3487. iwl3945_unset_hw_params(priv);
  3488. /*netif_stop_queue(dev); */
  3489. flush_workqueue(priv->workqueue);
  3490. /* ieee80211_unregister_hw calls iwl3945_mac_stop, which flushes
  3491. * priv->workqueue... so we can't take down the workqueue
  3492. * until now... */
  3493. destroy_workqueue(priv->workqueue);
  3494. priv->workqueue = NULL;
  3495. iwl_free_traffic_mem(priv);
  3496. free_irq(pdev->irq, priv);
  3497. pci_disable_msi(pdev);
  3498. pci_iounmap(pdev, priv->hw_base);
  3499. pci_release_regions(pdev);
  3500. pci_disable_device(pdev);
  3501. pci_set_drvdata(pdev, NULL);
  3502. iwl_free_channel_map(priv);
  3503. iwlcore_free_geos(priv);
  3504. kfree(priv->scan_cmd);
  3505. if (priv->ibss_beacon)
  3506. dev_kfree_skb(priv->ibss_beacon);
  3507. ieee80211_free_hw(priv->hw);
  3508. }
  3509. /*****************************************************************************
  3510. *
  3511. * driver and module entry point
  3512. *
  3513. *****************************************************************************/
  3514. static struct pci_driver iwl3945_driver = {
  3515. .name = DRV_NAME,
  3516. .id_table = iwl3945_hw_card_ids,
  3517. .probe = iwl3945_pci_probe,
  3518. .remove = __devexit_p(iwl3945_pci_remove),
  3519. #ifdef CONFIG_PM
  3520. .suspend = iwl_pci_suspend,
  3521. .resume = iwl_pci_resume,
  3522. #endif
  3523. };
  3524. static int __init iwl3945_init(void)
  3525. {
  3526. int ret;
  3527. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3528. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  3529. ret = iwl3945_rate_control_register();
  3530. if (ret) {
  3531. printk(KERN_ERR DRV_NAME
  3532. "Unable to register rate control algorithm: %d\n", ret);
  3533. return ret;
  3534. }
  3535. ret = pci_register_driver(&iwl3945_driver);
  3536. if (ret) {
  3537. printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
  3538. goto error_register;
  3539. }
  3540. return ret;
  3541. error_register:
  3542. iwl3945_rate_control_unregister();
  3543. return ret;
  3544. }
  3545. static void __exit iwl3945_exit(void)
  3546. {
  3547. pci_unregister_driver(&iwl3945_driver);
  3548. iwl3945_rate_control_unregister();
  3549. }
  3550. MODULE_FIRMWARE(IWL3945_MODULE_FIRMWARE(IWL3945_UCODE_API_MAX));
  3551. module_param_named(antenna, iwl3945_mod_params.antenna, int, S_IRUGO);
  3552. MODULE_PARM_DESC(antenna, "select antenna (1=Main, 2=Aux, default 0 [both])");
  3553. module_param_named(swcrypto, iwl3945_mod_params.sw_crypto, int, S_IRUGO);
  3554. MODULE_PARM_DESC(swcrypto,
  3555. "using software crypto (default 1 [software])\n");
  3556. #ifdef CONFIG_IWLWIFI_DEBUG
  3557. module_param_named(debug, iwl_debug_level, uint, S_IRUGO | S_IWUSR);
  3558. MODULE_PARM_DESC(debug, "debug output mask");
  3559. #endif
  3560. module_param_named(disable_hw_scan, iwl3945_mod_params.disable_hw_scan,
  3561. int, S_IRUGO);
  3562. MODULE_PARM_DESC(disable_hw_scan, "disable hardware scanning (default 0)");
  3563. module_param_named(fw_restart3945, iwl3945_mod_params.restart_fw, int, S_IRUGO);
  3564. MODULE_PARM_DESC(fw_restart3945, "restart firmware in case of error");
  3565. module_exit(iwl3945_exit);
  3566. module_init(iwl3945_init);