anomaly.h 1.6 KB

1234567891011121314151617181920212223242526272829303132333435363738394041
  1. /*
  2. * File: include/asm-blackfin/mach-bf527/anomaly.h
  3. * Bugs: Enter bugs at http://blackfin.uclinux.org/
  4. *
  5. * Copyright (C) 2004-2007 Analog Devices Inc.
  6. * Licensed under the GPL-2 or later.
  7. */
  8. /* This file shoule be up to date with:
  9. * - Revision A, May 30, 2007; ADSP-BF527 Blackfin Processor Anomaly List
  10. */
  11. #ifndef _MACH_ANOMALY_H_
  12. #define _MACH_ANOMALY_H_
  13. /* Multi-Issue Instruction with dsp32shiftimm in slot1 and P-reg Store in slot2 Not Supported */
  14. #define ANOMALY_05000074 (1)
  15. /* DMA_RUN Bit Is Not Valid after a Peripheral Receive Channel DMA Stops */
  16. #define ANOMALY_05000119 (1)
  17. /* Rx.H Cannot Be Used to Access 16-bit System MMR Registers */
  18. #define ANOMALY_05000122 (1)
  19. /* Spurious Hardware Error from an Access in the Shadow of a Conditional Branch */
  20. #define ANOMALY_05000245 (1)
  21. /* Sensitivity To Noise with Slow Input Edge Rates on External SPORT TX and RX Clocks */
  22. #define ANOMALY_05000265 (1)
  23. /* Memory-To-Memory DMA Source/Destination Descriptors Must Be in Same Memory Space */
  24. #define ANOMALY_05000301 (1)
  25. /* Errors When SSYNC, CSYNC, or Loads to LT, LB and LC Registers Are Interrupted */
  26. #define ANOMALY_05000312 (1)
  27. /* Incorrect Access of OTP_STATUS During otp_write() Function */
  28. #define ANOMALY_05000328 (1)
  29. /* Disallowed Configuration Prevents Subsequent Allowed Configuration on Host DMA Port */
  30. #define ANOMALY_05000337 (1)
  31. /* TWI Does Not Operate Correctly Under Certain Signal Termination Conditions */
  32. #define ANOMALY_05000342 (1)
  33. /* Boot ROM Kernel Incorrectly Alters Reset Value of USB Register */
  34. #define ANOMALY_05000347 (1)
  35. /* Anomalies that don't exist on this proc */
  36. #define ANOMALY_05000323 (0)
  37. #endif