rtc-rs5c372.c 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674
  1. /*
  2. * An I2C driver for Ricoh RS5C372 and RV5C38[67] RTCs
  3. *
  4. * Copyright (C) 2005 Pavel Mironchik <pmironchik@optifacio.net>
  5. * Copyright (C) 2006 Tower Technologies
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License version 2 as
  9. * published by the Free Software Foundation.
  10. */
  11. #include <linux/i2c.h>
  12. #include <linux/rtc.h>
  13. #include <linux/bcd.h>
  14. #define DRV_VERSION "0.5"
  15. /*
  16. * Ricoh has a family of I2C based RTCs, which differ only slightly from
  17. * each other. Differences center on pinout (e.g. how many interrupts,
  18. * output clock, etc) and how the control registers are used. The '372
  19. * is significant only because that's the one this driver first supported.
  20. */
  21. #define RS5C372_REG_SECS 0
  22. #define RS5C372_REG_MINS 1
  23. #define RS5C372_REG_HOURS 2
  24. #define RS5C372_REG_WDAY 3
  25. #define RS5C372_REG_DAY 4
  26. #define RS5C372_REG_MONTH 5
  27. #define RS5C372_REG_YEAR 6
  28. #define RS5C372_REG_TRIM 7
  29. # define RS5C372_TRIM_XSL 0x80
  30. # define RS5C372_TRIM_MASK 0x7F
  31. #define RS5C_REG_ALARM_A_MIN 8 /* or ALARM_W */
  32. #define RS5C_REG_ALARM_A_HOURS 9
  33. #define RS5C_REG_ALARM_A_WDAY 10
  34. #define RS5C_REG_ALARM_B_MIN 11 /* or ALARM_D */
  35. #define RS5C_REG_ALARM_B_HOURS 12
  36. #define RS5C_REG_ALARM_B_WDAY 13 /* (ALARM_B only) */
  37. #define RS5C_REG_CTRL1 14
  38. # define RS5C_CTRL1_AALE (1 << 7) /* or WALE */
  39. # define RS5C_CTRL1_BALE (1 << 6) /* or DALE */
  40. # define RV5C387_CTRL1_24 (1 << 5)
  41. # define RS5C372A_CTRL1_SL1 (1 << 5)
  42. # define RS5C_CTRL1_CT_MASK (7 << 0)
  43. # define RS5C_CTRL1_CT0 (0 << 0) /* no periodic irq */
  44. # define RS5C_CTRL1_CT4 (4 << 0) /* 1 Hz level irq */
  45. #define RS5C_REG_CTRL2 15
  46. # define RS5C372_CTRL2_24 (1 << 5)
  47. # define RS5C_CTRL2_XSTP (1 << 4)
  48. # define RS5C_CTRL2_CTFG (1 << 2)
  49. # define RS5C_CTRL2_AAFG (1 << 1) /* or WAFG */
  50. # define RS5C_CTRL2_BAFG (1 << 0) /* or DAFG */
  51. /* to read (style 1) or write registers starting at R */
  52. #define RS5C_ADDR(R) (((R) << 4) | 0)
  53. enum rtc_type {
  54. rtc_undef = 0,
  55. rtc_rs5c372a,
  56. rtc_rs5c372b,
  57. rtc_rv5c386,
  58. rtc_rv5c387a,
  59. };
  60. /* REVISIT: this assumes that:
  61. * - we're in the 21st century, so it's safe to ignore the century
  62. * bit for rv5c38[67] (REG_MONTH bit 7);
  63. * - we should use ALARM_A not ALARM_B (may be wrong on some boards)
  64. */
  65. struct rs5c372 {
  66. struct i2c_client *client;
  67. struct rtc_device *rtc;
  68. enum rtc_type type;
  69. unsigned time24:1;
  70. unsigned has_irq:1;
  71. char buf[17];
  72. char *regs;
  73. };
  74. static int rs5c_get_regs(struct rs5c372 *rs5c)
  75. {
  76. struct i2c_client *client = rs5c->client;
  77. struct i2c_msg msgs[] = {
  78. { client->addr, I2C_M_RD, sizeof rs5c->buf, rs5c->buf },
  79. };
  80. /* This implements the third reading method from the datasheet, using
  81. * an internal address that's reset after each transaction (by STOP)
  82. * to 0x0f ... so we read extra registers, and skip the first one.
  83. *
  84. * The first method doesn't work with the iop3xx adapter driver, on at
  85. * least 80219 chips; this works around that bug.
  86. */
  87. if ((i2c_transfer(client->adapter, msgs, 1)) != 1) {
  88. pr_debug("%s: can't read registers\n", rs5c->rtc->name);
  89. return -EIO;
  90. }
  91. dev_dbg(&client->dev,
  92. "%02x %02x %02x (%02x) %02x %02x %02x (%02x), "
  93. "%02x %02x %02x, %02x %02x %02x; %02x %02x\n",
  94. rs5c->regs[0], rs5c->regs[1], rs5c->regs[2], rs5c->regs[3],
  95. rs5c->regs[4], rs5c->regs[5], rs5c->regs[6], rs5c->regs[7],
  96. rs5c->regs[8], rs5c->regs[9], rs5c->regs[10], rs5c->regs[11],
  97. rs5c->regs[12], rs5c->regs[13], rs5c->regs[14], rs5c->regs[15]);
  98. return 0;
  99. }
  100. static unsigned rs5c_reg2hr(struct rs5c372 *rs5c, unsigned reg)
  101. {
  102. unsigned hour;
  103. if (rs5c->time24)
  104. return BCD2BIN(reg & 0x3f);
  105. hour = BCD2BIN(reg & 0x1f);
  106. if (hour == 12)
  107. hour = 0;
  108. if (reg & 0x20)
  109. hour += 12;
  110. return hour;
  111. }
  112. static unsigned rs5c_hr2reg(struct rs5c372 *rs5c, unsigned hour)
  113. {
  114. if (rs5c->time24)
  115. return BIN2BCD(hour);
  116. if (hour > 12)
  117. return 0x20 | BIN2BCD(hour - 12);
  118. if (hour == 12)
  119. return 0x20 | BIN2BCD(12);
  120. if (hour == 0)
  121. return BIN2BCD(12);
  122. return BIN2BCD(hour);
  123. }
  124. static int rs5c372_get_datetime(struct i2c_client *client, struct rtc_time *tm)
  125. {
  126. struct rs5c372 *rs5c = i2c_get_clientdata(client);
  127. int status = rs5c_get_regs(rs5c);
  128. if (status < 0)
  129. return status;
  130. tm->tm_sec = BCD2BIN(rs5c->regs[RS5C372_REG_SECS] & 0x7f);
  131. tm->tm_min = BCD2BIN(rs5c->regs[RS5C372_REG_MINS] & 0x7f);
  132. tm->tm_hour = rs5c_reg2hr(rs5c, rs5c->regs[RS5C372_REG_HOURS]);
  133. tm->tm_wday = BCD2BIN(rs5c->regs[RS5C372_REG_WDAY] & 0x07);
  134. tm->tm_mday = BCD2BIN(rs5c->regs[RS5C372_REG_DAY] & 0x3f);
  135. /* tm->tm_mon is zero-based */
  136. tm->tm_mon = BCD2BIN(rs5c->regs[RS5C372_REG_MONTH] & 0x1f) - 1;
  137. /* year is 1900 + tm->tm_year */
  138. tm->tm_year = BCD2BIN(rs5c->regs[RS5C372_REG_YEAR]) + 100;
  139. dev_dbg(&client->dev, "%s: tm is secs=%d, mins=%d, hours=%d, "
  140. "mday=%d, mon=%d, year=%d, wday=%d\n",
  141. __FUNCTION__,
  142. tm->tm_sec, tm->tm_min, tm->tm_hour,
  143. tm->tm_mday, tm->tm_mon, tm->tm_year, tm->tm_wday);
  144. /* rtc might need initialization */
  145. return rtc_valid_tm(tm);
  146. }
  147. static int rs5c372_set_datetime(struct i2c_client *client, struct rtc_time *tm)
  148. {
  149. struct rs5c372 *rs5c = i2c_get_clientdata(client);
  150. unsigned char buf[8];
  151. dev_dbg(&client->dev, "%s: tm is secs=%d, mins=%d, hours=%d "
  152. "mday=%d, mon=%d, year=%d, wday=%d\n",
  153. __FUNCTION__,
  154. tm->tm_sec, tm->tm_min, tm->tm_hour,
  155. tm->tm_mday, tm->tm_mon, tm->tm_year, tm->tm_wday);
  156. buf[0] = RS5C_ADDR(RS5C372_REG_SECS);
  157. buf[1] = BIN2BCD(tm->tm_sec);
  158. buf[2] = BIN2BCD(tm->tm_min);
  159. buf[3] = rs5c_hr2reg(rs5c, tm->tm_hour);
  160. buf[4] = BIN2BCD(tm->tm_wday);
  161. buf[5] = BIN2BCD(tm->tm_mday);
  162. buf[6] = BIN2BCD(tm->tm_mon + 1);
  163. buf[7] = BIN2BCD(tm->tm_year - 100);
  164. if ((i2c_master_send(client, buf, 8)) != 8) {
  165. dev_err(&client->dev, "%s: write error\n", __FUNCTION__);
  166. return -EIO;
  167. }
  168. return 0;
  169. }
  170. #if defined(CONFIG_RTC_INTF_PROC) || defined(CONFIG_RTC_INTF_PROC_MODULE)
  171. #define NEED_TRIM
  172. #endif
  173. #if defined(CONFIG_RTC_INTF_SYSFS) || defined(CONFIG_RTC_INTF_SYSFS_MODULE)
  174. #define NEED_TRIM
  175. #endif
  176. #ifdef NEED_TRIM
  177. static int rs5c372_get_trim(struct i2c_client *client, int *osc, int *trim)
  178. {
  179. struct rs5c372 *rs5c372 = i2c_get_clientdata(client);
  180. u8 tmp = rs5c372->regs[RS5C372_REG_TRIM];
  181. if (osc)
  182. *osc = (tmp & RS5C372_TRIM_XSL) ? 32000 : 32768;
  183. if (trim) {
  184. dev_dbg(&client->dev, "%s: raw trim=%x\n", __FUNCTION__, tmp);
  185. tmp &= RS5C372_TRIM_MASK;
  186. if (tmp & 0x3e) {
  187. int t = tmp & 0x3f;
  188. if (tmp & 0x40)
  189. t = (~t | (s8)0xc0) + 1;
  190. else
  191. t = t - 1;
  192. tmp = t * 2;
  193. } else
  194. tmp = 0;
  195. *trim = tmp;
  196. }
  197. return 0;
  198. }
  199. #endif
  200. static int rs5c372_rtc_read_time(struct device *dev, struct rtc_time *tm)
  201. {
  202. return rs5c372_get_datetime(to_i2c_client(dev), tm);
  203. }
  204. static int rs5c372_rtc_set_time(struct device *dev, struct rtc_time *tm)
  205. {
  206. return rs5c372_set_datetime(to_i2c_client(dev), tm);
  207. }
  208. #if defined(CONFIG_RTC_INTF_DEV) || defined(CONFIG_RTC_INTF_DEV_MODULE)
  209. static int
  210. rs5c_rtc_ioctl(struct device *dev, unsigned int cmd, unsigned long arg)
  211. {
  212. struct i2c_client *client = to_i2c_client(dev);
  213. struct rs5c372 *rs5c = i2c_get_clientdata(client);
  214. unsigned char buf[2];
  215. int status;
  216. buf[1] = rs5c->regs[RS5C_REG_CTRL1];
  217. switch (cmd) {
  218. case RTC_UIE_OFF:
  219. case RTC_UIE_ON:
  220. /* some 327a modes use a different IRQ pin for 1Hz irqs */
  221. if (rs5c->type == rtc_rs5c372a
  222. && (buf[1] & RS5C372A_CTRL1_SL1))
  223. return -ENOIOCTLCMD;
  224. case RTC_AIE_OFF:
  225. case RTC_AIE_ON:
  226. /* these irq management calls only make sense for chips
  227. * which are wired up to an IRQ.
  228. */
  229. if (!rs5c->has_irq)
  230. return -ENOIOCTLCMD;
  231. break;
  232. default:
  233. return -ENOIOCTLCMD;
  234. }
  235. status = rs5c_get_regs(rs5c);
  236. if (status < 0)
  237. return status;
  238. buf[0] = RS5C_ADDR(RS5C_REG_CTRL1);
  239. switch (cmd) {
  240. case RTC_AIE_OFF: /* alarm off */
  241. buf[1] &= ~RS5C_CTRL1_AALE;
  242. break;
  243. case RTC_AIE_ON: /* alarm on */
  244. buf[1] |= RS5C_CTRL1_AALE;
  245. break;
  246. case RTC_UIE_OFF: /* update off */
  247. buf[1] &= ~RS5C_CTRL1_CT_MASK;
  248. break;
  249. case RTC_UIE_ON: /* update on */
  250. buf[1] &= ~RS5C_CTRL1_CT_MASK;
  251. buf[1] |= RS5C_CTRL1_CT4;
  252. break;
  253. }
  254. if ((i2c_master_send(client, buf, 2)) != 2) {
  255. printk(KERN_WARNING "%s: can't update alarm\n",
  256. rs5c->rtc->name);
  257. status = -EIO;
  258. } else
  259. rs5c->regs[RS5C_REG_CTRL1] = buf[1];
  260. return status;
  261. }
  262. #else
  263. #define rs5c_rtc_ioctl NULL
  264. #endif
  265. /* NOTE: Since RTC_WKALM_{RD,SET} were originally defined for EFI,
  266. * which only exposes a polled programming interface; and since
  267. * these calls map directly to those EFI requests; we don't demand
  268. * we have an IRQ for this chip when we go through this API.
  269. *
  270. * The older x86_pc derived RTC_ALM_{READ,SET} calls require irqs
  271. * though, managed through RTC_AIE_{ON,OFF} requests.
  272. */
  273. static int rs5c_read_alarm(struct device *dev, struct rtc_wkalrm *t)
  274. {
  275. struct i2c_client *client = to_i2c_client(dev);
  276. struct rs5c372 *rs5c = i2c_get_clientdata(client);
  277. int status;
  278. status = rs5c_get_regs(rs5c);
  279. if (status < 0)
  280. return status;
  281. /* report alarm time */
  282. t->time.tm_sec = 0;
  283. t->time.tm_min = BCD2BIN(rs5c->regs[RS5C_REG_ALARM_A_MIN] & 0x7f);
  284. t->time.tm_hour = rs5c_reg2hr(rs5c, rs5c->regs[RS5C_REG_ALARM_A_HOURS]);
  285. t->time.tm_mday = -1;
  286. t->time.tm_mon = -1;
  287. t->time.tm_year = -1;
  288. t->time.tm_wday = -1;
  289. t->time.tm_yday = -1;
  290. t->time.tm_isdst = -1;
  291. /* ... and status */
  292. t->enabled = !!(rs5c->regs[RS5C_REG_CTRL1] & RS5C_CTRL1_AALE);
  293. t->pending = !!(rs5c->regs[RS5C_REG_CTRL2] & RS5C_CTRL2_AAFG);
  294. return 0;
  295. }
  296. static int rs5c_set_alarm(struct device *dev, struct rtc_wkalrm *t)
  297. {
  298. struct i2c_client *client = to_i2c_client(dev);
  299. struct rs5c372 *rs5c = i2c_get_clientdata(client);
  300. int status;
  301. unsigned char buf[4];
  302. /* only handle up to 24 hours in the future, like RTC_ALM_SET */
  303. if (t->time.tm_mday != -1
  304. || t->time.tm_mon != -1
  305. || t->time.tm_year != -1)
  306. return -EINVAL;
  307. /* REVISIT: round up tm_sec */
  308. /* if needed, disable irq (clears pending status) */
  309. status = rs5c_get_regs(rs5c);
  310. if (status < 0)
  311. return status;
  312. if (rs5c->regs[RS5C_REG_CTRL1] & RS5C_CTRL1_AALE) {
  313. buf[0] = RS5C_ADDR(RS5C_REG_CTRL1);
  314. buf[1] = rs5c->regs[RS5C_REG_CTRL1] & ~RS5C_CTRL1_AALE;
  315. if (i2c_master_send(client, buf, 2) != 2) {
  316. pr_debug("%s: can't disable alarm\n", rs5c->rtc->name);
  317. return -EIO;
  318. }
  319. rs5c->regs[RS5C_REG_CTRL1] = buf[1];
  320. }
  321. /* set alarm */
  322. buf[0] = RS5C_ADDR(RS5C_REG_ALARM_A_MIN);
  323. buf[1] = BIN2BCD(t->time.tm_min);
  324. buf[2] = rs5c_hr2reg(rs5c, t->time.tm_hour);
  325. buf[3] = 0x7f; /* any/all days */
  326. if ((i2c_master_send(client, buf, 4)) != 4) {
  327. pr_debug("%s: can't set alarm time\n", rs5c->rtc->name);
  328. return -EIO;
  329. }
  330. /* ... and maybe enable its irq */
  331. if (t->enabled) {
  332. buf[0] = RS5C_ADDR(RS5C_REG_CTRL1);
  333. buf[1] = rs5c->regs[RS5C_REG_CTRL1] | RS5C_CTRL1_AALE;
  334. if ((i2c_master_send(client, buf, 2)) != 2)
  335. printk(KERN_WARNING "%s: can't enable alarm\n",
  336. rs5c->rtc->name);
  337. rs5c->regs[RS5C_REG_CTRL1] = buf[1];
  338. }
  339. return 0;
  340. }
  341. #if defined(CONFIG_RTC_INTF_PROC) || defined(CONFIG_RTC_INTF_PROC_MODULE)
  342. static int rs5c372_rtc_proc(struct device *dev, struct seq_file *seq)
  343. {
  344. int err, osc, trim;
  345. err = rs5c372_get_trim(to_i2c_client(dev), &osc, &trim);
  346. if (err == 0) {
  347. seq_printf(seq, "crystal\t\t: %d.%03d KHz\n",
  348. osc / 1000, osc % 1000);
  349. seq_printf(seq, "trim\t\t: %d\n", trim);
  350. }
  351. return 0;
  352. }
  353. #else
  354. #define rs5c372_rtc_proc NULL
  355. #endif
  356. static const struct rtc_class_ops rs5c372_rtc_ops = {
  357. .proc = rs5c372_rtc_proc,
  358. .ioctl = rs5c_rtc_ioctl,
  359. .read_time = rs5c372_rtc_read_time,
  360. .set_time = rs5c372_rtc_set_time,
  361. .read_alarm = rs5c_read_alarm,
  362. .set_alarm = rs5c_set_alarm,
  363. };
  364. #if defined(CONFIG_RTC_INTF_SYSFS) || defined(CONFIG_RTC_INTF_SYSFS_MODULE)
  365. static ssize_t rs5c372_sysfs_show_trim(struct device *dev,
  366. struct device_attribute *attr, char *buf)
  367. {
  368. int err, trim;
  369. err = rs5c372_get_trim(to_i2c_client(dev), NULL, &trim);
  370. if (err)
  371. return err;
  372. return sprintf(buf, "%d\n", trim);
  373. }
  374. static DEVICE_ATTR(trim, S_IRUGO, rs5c372_sysfs_show_trim, NULL);
  375. static ssize_t rs5c372_sysfs_show_osc(struct device *dev,
  376. struct device_attribute *attr, char *buf)
  377. {
  378. int err, osc;
  379. err = rs5c372_get_trim(to_i2c_client(dev), &osc, NULL);
  380. if (err)
  381. return err;
  382. return sprintf(buf, "%d.%03d KHz\n", osc / 1000, osc % 1000);
  383. }
  384. static DEVICE_ATTR(osc, S_IRUGO, rs5c372_sysfs_show_osc, NULL);
  385. static int rs5c_sysfs_register(struct device *dev)
  386. {
  387. int err;
  388. err = device_create_file(dev, &dev_attr_trim);
  389. if (err)
  390. return err;
  391. err = device_create_file(dev, &dev_attr_osc);
  392. if (err)
  393. device_remove_file(dev, &dev_attr_trim);
  394. return err;
  395. }
  396. static void rs5c_sysfs_unregister(struct device *dev)
  397. {
  398. device_remove_file(dev, &dev_attr_trim);
  399. device_remove_file(dev, &dev_attr_osc);
  400. }
  401. #else
  402. static int rs5c_sysfs_register(struct device *dev)
  403. {
  404. return 0;
  405. }
  406. static void rs5c_sysfs_unregister(struct device *dev)
  407. {
  408. /* nothing */
  409. }
  410. #endif /* SYSFS */
  411. static struct i2c_driver rs5c372_driver;
  412. static int rs5c372_probe(struct i2c_client *client)
  413. {
  414. int err = 0;
  415. struct rs5c372 *rs5c372;
  416. struct rtc_time tm;
  417. dev_dbg(&client->dev, "%s\n", __FUNCTION__);
  418. if (!i2c_check_functionality(client->adapter, I2C_FUNC_I2C)) {
  419. err = -ENODEV;
  420. goto exit;
  421. }
  422. if (!(rs5c372 = kzalloc(sizeof(struct rs5c372), GFP_KERNEL))) {
  423. err = -ENOMEM;
  424. goto exit;
  425. }
  426. /* we read registers 0x0f then 0x00-0x0f; skip the first one */
  427. rs5c372->regs=&rs5c372->buf[1];
  428. rs5c372->client = client;
  429. i2c_set_clientdata(client, rs5c372);
  430. err = rs5c_get_regs(rs5c372);
  431. if (err < 0)
  432. goto exit_kfree;
  433. if (strcmp(client->name, "rs5c372a") == 0)
  434. rs5c372->type = rtc_rs5c372a;
  435. else if (strcmp(client->name, "rs5c372b") == 0)
  436. rs5c372->type = rtc_rs5c372b;
  437. else if (strcmp(client->name, "rv5c386") == 0)
  438. rs5c372->type = rtc_rv5c386;
  439. else if (strcmp(client->name, "rv5c387a") == 0)
  440. rs5c372->type = rtc_rv5c387a;
  441. else {
  442. rs5c372->type = rtc_rs5c372b;
  443. dev_warn(&client->dev, "assuming rs5c372b\n");
  444. }
  445. /* clock may be set for am/pm or 24 hr time */
  446. switch (rs5c372->type) {
  447. case rtc_rs5c372a:
  448. case rtc_rs5c372b:
  449. /* alarm uses ALARM_A; and nINTRA on 372a, nINTR on 372b.
  450. * so does periodic irq, except some 327a modes.
  451. */
  452. if (rs5c372->regs[RS5C_REG_CTRL2] & RS5C372_CTRL2_24)
  453. rs5c372->time24 = 1;
  454. break;
  455. case rtc_rv5c386:
  456. case rtc_rv5c387a:
  457. if (rs5c372->regs[RS5C_REG_CTRL1] & RV5C387_CTRL1_24)
  458. rs5c372->time24 = 1;
  459. /* alarm uses ALARM_W; and nINTRB for alarm and periodic
  460. * irq, on both 386 and 387
  461. */
  462. break;
  463. default:
  464. dev_err(&client->dev, "unknown RTC type\n");
  465. goto exit_kfree;
  466. }
  467. /* if the oscillator lost power and no other software (like
  468. * the bootloader) set it up, do it here.
  469. */
  470. if (rs5c372->regs[RS5C_REG_CTRL2] & RS5C_CTRL2_XSTP) {
  471. unsigned char buf[3];
  472. rs5c372->regs[RS5C_REG_CTRL2] &= ~RS5C_CTRL2_XSTP;
  473. buf[0] = RS5C_ADDR(RS5C_REG_CTRL1);
  474. buf[1] = rs5c372->regs[RS5C_REG_CTRL1];
  475. buf[2] = rs5c372->regs[RS5C_REG_CTRL2];
  476. /* use 24hr mode */
  477. switch (rs5c372->type) {
  478. case rtc_rs5c372a:
  479. case rtc_rs5c372b:
  480. buf[2] |= RS5C372_CTRL2_24;
  481. rs5c372->time24 = 1;
  482. break;
  483. case rtc_rv5c386:
  484. case rtc_rv5c387a:
  485. buf[1] |= RV5C387_CTRL1_24;
  486. rs5c372->time24 = 1;
  487. break;
  488. default:
  489. /* impossible */
  490. break;
  491. }
  492. if ((i2c_master_send(client, buf, 3)) != 3) {
  493. dev_err(&client->dev, "setup error\n");
  494. goto exit_kfree;
  495. }
  496. rs5c372->regs[RS5C_REG_CTRL1] = buf[1];
  497. rs5c372->regs[RS5C_REG_CTRL2] = buf[2];
  498. }
  499. if (rs5c372_get_datetime(client, &tm) < 0)
  500. dev_warn(&client->dev, "clock needs to be set\n");
  501. dev_info(&client->dev, "%s found, %s, driver version " DRV_VERSION "\n",
  502. ({ char *s; switch (rs5c372->type) {
  503. case rtc_rs5c372a: s = "rs5c372a"; break;
  504. case rtc_rs5c372b: s = "rs5c372b"; break;
  505. case rtc_rv5c386: s = "rv5c386"; break;
  506. case rtc_rv5c387a: s = "rv5c387a"; break;
  507. default: s = "chip"; break;
  508. }; s;}),
  509. rs5c372->time24 ? "24hr" : "am/pm"
  510. );
  511. /* REVISIT use client->irq to register alarm irq ... */
  512. rs5c372->rtc = rtc_device_register(rs5c372_driver.driver.name,
  513. &client->dev, &rs5c372_rtc_ops, THIS_MODULE);
  514. if (IS_ERR(rs5c372->rtc)) {
  515. err = PTR_ERR(rs5c372->rtc);
  516. goto exit_kfree;
  517. }
  518. err = rs5c_sysfs_register(&client->dev);
  519. if (err)
  520. goto exit_devreg;
  521. return 0;
  522. exit_devreg:
  523. rtc_device_unregister(rs5c372->rtc);
  524. exit_kfree:
  525. kfree(rs5c372);
  526. exit:
  527. return err;
  528. }
  529. static int rs5c372_remove(struct i2c_client *client)
  530. {
  531. struct rs5c372 *rs5c372 = i2c_get_clientdata(client);
  532. rtc_device_unregister(rs5c372->rtc);
  533. rs5c_sysfs_unregister(&client->dev);
  534. kfree(rs5c372);
  535. return 0;
  536. }
  537. static struct i2c_driver rs5c372_driver = {
  538. .driver = {
  539. .name = "rtc-rs5c372",
  540. },
  541. .probe = rs5c372_probe,
  542. .remove = rs5c372_remove,
  543. };
  544. static __init int rs5c372_init(void)
  545. {
  546. return i2c_add_driver(&rs5c372_driver);
  547. }
  548. static __exit void rs5c372_exit(void)
  549. {
  550. i2c_del_driver(&rs5c372_driver);
  551. }
  552. module_init(rs5c372_init);
  553. module_exit(rs5c372_exit);
  554. MODULE_AUTHOR(
  555. "Pavel Mironchik <pmironchik@optifacio.net>, "
  556. "Alessandro Zummo <a.zummo@towertech.it>");
  557. MODULE_DESCRIPTION("Ricoh RS5C372 RTC driver");
  558. MODULE_LICENSE("GPL");
  559. MODULE_VERSION(DRV_VERSION);