tc35815.c 88 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992
  1. /*
  2. * tc35815.c: A TOSHIBA TC35815CF PCI 10/100Mbps ethernet driver for linux.
  3. *
  4. * Based on skelton.c by Donald Becker.
  5. *
  6. * This driver is a replacement of older and less maintained version.
  7. * This is a header of the older version:
  8. * -----<snip>-----
  9. * Copyright 2001 MontaVista Software Inc.
  10. * Author: MontaVista Software, Inc.
  11. * ahennessy@mvista.com
  12. * Copyright (C) 2000-2001 Toshiba Corporation
  13. * static const char *version =
  14. * "tc35815.c:v0.00 26/07/2000 by Toshiba Corporation\n";
  15. * -----<snip>-----
  16. *
  17. * This file is subject to the terms and conditions of the GNU General Public
  18. * License. See the file "COPYING" in the main directory of this archive
  19. * for more details.
  20. *
  21. * (C) Copyright TOSHIBA CORPORATION 2004-2005
  22. * All Rights Reserved.
  23. */
  24. #ifdef TC35815_NAPI
  25. #define DRV_VERSION "1.36-NAPI"
  26. #else
  27. #define DRV_VERSION "1.36"
  28. #endif
  29. static const char *version = "tc35815.c:v" DRV_VERSION "\n";
  30. #define MODNAME "tc35815"
  31. #include <linux/module.h>
  32. #include <linux/kernel.h>
  33. #include <linux/types.h>
  34. #include <linux/fcntl.h>
  35. #include <linux/interrupt.h>
  36. #include <linux/ioport.h>
  37. #include <linux/in.h>
  38. #include <linux/slab.h>
  39. #include <linux/string.h>
  40. #include <linux/spinlock.h>
  41. #include <linux/errno.h>
  42. #include <linux/init.h>
  43. #include <linux/netdevice.h>
  44. #include <linux/etherdevice.h>
  45. #include <linux/skbuff.h>
  46. #include <linux/delay.h>
  47. #include <linux/pci.h>
  48. #include <linux/mii.h>
  49. #include <linux/ethtool.h>
  50. #include <linux/platform_device.h>
  51. #include <asm/io.h>
  52. #include <asm/byteorder.h>
  53. /* First, a few definitions that the brave might change. */
  54. #define GATHER_TXINT /* On-Demand Tx Interrupt */
  55. #define WORKAROUND_LOSTCAR
  56. #define WORKAROUND_100HALF_PROMISC
  57. /* #define TC35815_USE_PACKEDBUFFER */
  58. typedef enum {
  59. TC35815CF = 0,
  60. TC35815_NWU,
  61. TC35815_TX4939,
  62. } board_t;
  63. /* indexed by board_t, above */
  64. static const struct {
  65. const char *name;
  66. } board_info[] __devinitdata = {
  67. { "TOSHIBA TC35815CF 10/100BaseTX" },
  68. { "TOSHIBA TC35815 with Wake on LAN" },
  69. { "TOSHIBA TC35815/TX4939" },
  70. };
  71. static const struct pci_device_id tc35815_pci_tbl[] = {
  72. {PCI_DEVICE(PCI_VENDOR_ID_TOSHIBA_2, PCI_DEVICE_ID_TOSHIBA_TC35815CF), .driver_data = TC35815CF },
  73. {PCI_DEVICE(PCI_VENDOR_ID_TOSHIBA_2, PCI_DEVICE_ID_TOSHIBA_TC35815_NWU), .driver_data = TC35815_NWU },
  74. {PCI_DEVICE(PCI_VENDOR_ID_TOSHIBA_2, PCI_DEVICE_ID_TOSHIBA_TC35815_TX4939), .driver_data = TC35815_TX4939 },
  75. {0,}
  76. };
  77. MODULE_DEVICE_TABLE (pci, tc35815_pci_tbl);
  78. /* see MODULE_PARM_DESC */
  79. static struct tc35815_options {
  80. int speed;
  81. int duplex;
  82. int doforce;
  83. } options;
  84. /*
  85. * Registers
  86. */
  87. struct tc35815_regs {
  88. volatile __u32 DMA_Ctl; /* 0x00 */
  89. volatile __u32 TxFrmPtr;
  90. volatile __u32 TxThrsh;
  91. volatile __u32 TxPollCtr;
  92. volatile __u32 BLFrmPtr;
  93. volatile __u32 RxFragSize;
  94. volatile __u32 Int_En;
  95. volatile __u32 FDA_Bas;
  96. volatile __u32 FDA_Lim; /* 0x20 */
  97. volatile __u32 Int_Src;
  98. volatile __u32 unused0[2];
  99. volatile __u32 PauseCnt;
  100. volatile __u32 RemPauCnt;
  101. volatile __u32 TxCtlFrmStat;
  102. volatile __u32 unused1;
  103. volatile __u32 MAC_Ctl; /* 0x40 */
  104. volatile __u32 CAM_Ctl;
  105. volatile __u32 Tx_Ctl;
  106. volatile __u32 Tx_Stat;
  107. volatile __u32 Rx_Ctl;
  108. volatile __u32 Rx_Stat;
  109. volatile __u32 MD_Data;
  110. volatile __u32 MD_CA;
  111. volatile __u32 CAM_Adr; /* 0x60 */
  112. volatile __u32 CAM_Data;
  113. volatile __u32 CAM_Ena;
  114. volatile __u32 PROM_Ctl;
  115. volatile __u32 PROM_Data;
  116. volatile __u32 Algn_Cnt;
  117. volatile __u32 CRC_Cnt;
  118. volatile __u32 Miss_Cnt;
  119. };
  120. /*
  121. * Bit assignments
  122. */
  123. /* DMA_Ctl bit asign ------------------------------------------------------- */
  124. #define DMA_RxAlign 0x00c00000 /* 1:Reception Alignment */
  125. #define DMA_RxAlign_1 0x00400000
  126. #define DMA_RxAlign_2 0x00800000
  127. #define DMA_RxAlign_3 0x00c00000
  128. #define DMA_M66EnStat 0x00080000 /* 1:66MHz Enable State */
  129. #define DMA_IntMask 0x00040000 /* 1:Interupt mask */
  130. #define DMA_SWIntReq 0x00020000 /* 1:Software Interrupt request */
  131. #define DMA_TxWakeUp 0x00010000 /* 1:Transmit Wake Up */
  132. #define DMA_RxBigE 0x00008000 /* 1:Receive Big Endian */
  133. #define DMA_TxBigE 0x00004000 /* 1:Transmit Big Endian */
  134. #define DMA_TestMode 0x00002000 /* 1:Test Mode */
  135. #define DMA_PowrMgmnt 0x00001000 /* 1:Power Management */
  136. #define DMA_DmBurst_Mask 0x000001fc /* DMA Burst size */
  137. /* RxFragSize bit asign ---------------------------------------------------- */
  138. #define RxFrag_EnPack 0x00008000 /* 1:Enable Packing */
  139. #define RxFrag_MinFragMask 0x00000ffc /* Minimum Fragment */
  140. /* MAC_Ctl bit asign ------------------------------------------------------- */
  141. #define MAC_Link10 0x00008000 /* 1:Link Status 10Mbits */
  142. #define MAC_EnMissRoll 0x00002000 /* 1:Enable Missed Roll */
  143. #define MAC_MissRoll 0x00000400 /* 1:Missed Roll */
  144. #define MAC_Loop10 0x00000080 /* 1:Loop 10 Mbps */
  145. #define MAC_Conn_Auto 0x00000000 /*00:Connection mode (Automatic) */
  146. #define MAC_Conn_10M 0x00000020 /*01: (10Mbps endec)*/
  147. #define MAC_Conn_Mll 0x00000040 /*10: (Mll clock) */
  148. #define MAC_MacLoop 0x00000010 /* 1:MAC Loopback */
  149. #define MAC_FullDup 0x00000008 /* 1:Full Duplex 0:Half Duplex */
  150. #define MAC_Reset 0x00000004 /* 1:Software Reset */
  151. #define MAC_HaltImm 0x00000002 /* 1:Halt Immediate */
  152. #define MAC_HaltReq 0x00000001 /* 1:Halt request */
  153. /* PROM_Ctl bit asign ------------------------------------------------------ */
  154. #define PROM_Busy 0x00008000 /* 1:Busy (Start Operation) */
  155. #define PROM_Read 0x00004000 /*10:Read operation */
  156. #define PROM_Write 0x00002000 /*01:Write operation */
  157. #define PROM_Erase 0x00006000 /*11:Erase operation */
  158. /*00:Enable or Disable Writting, */
  159. /* as specified in PROM_Addr. */
  160. #define PROM_Addr_Ena 0x00000030 /*11xxxx:PROM Write enable */
  161. /*00xxxx: disable */
  162. /* CAM_Ctl bit asign ------------------------------------------------------- */
  163. #define CAM_CompEn 0x00000010 /* 1:CAM Compare Enable */
  164. #define CAM_NegCAM 0x00000008 /* 1:Reject packets CAM recognizes,*/
  165. /* accept other */
  166. #define CAM_BroadAcc 0x00000004 /* 1:Broadcast assept */
  167. #define CAM_GroupAcc 0x00000002 /* 1:Multicast assept */
  168. #define CAM_StationAcc 0x00000001 /* 1:unicast accept */
  169. /* CAM_Ena bit asign ------------------------------------------------------- */
  170. #define CAM_ENTRY_MAX 21 /* CAM Data entry max count */
  171. #define CAM_Ena_Mask ((1<<CAM_ENTRY_MAX)-1) /* CAM Enable bits (Max 21bits) */
  172. #define CAM_Ena_Bit(index) (1<<(index))
  173. #define CAM_ENTRY_DESTINATION 0
  174. #define CAM_ENTRY_SOURCE 1
  175. #define CAM_ENTRY_MACCTL 20
  176. /* Tx_Ctl bit asign -------------------------------------------------------- */
  177. #define Tx_En 0x00000001 /* 1:Transmit enable */
  178. #define Tx_TxHalt 0x00000002 /* 1:Transmit Halt Request */
  179. #define Tx_NoPad 0x00000004 /* 1:Suppress Padding */
  180. #define Tx_NoCRC 0x00000008 /* 1:Suppress Padding */
  181. #define Tx_FBack 0x00000010 /* 1:Fast Back-off */
  182. #define Tx_EnUnder 0x00000100 /* 1:Enable Underrun */
  183. #define Tx_EnExDefer 0x00000200 /* 1:Enable Excessive Deferral */
  184. #define Tx_EnLCarr 0x00000400 /* 1:Enable Lost Carrier */
  185. #define Tx_EnExColl 0x00000800 /* 1:Enable Excessive Collision */
  186. #define Tx_EnLateColl 0x00001000 /* 1:Enable Late Collision */
  187. #define Tx_EnTxPar 0x00002000 /* 1:Enable Transmit Parity */
  188. #define Tx_EnComp 0x00004000 /* 1:Enable Completion */
  189. /* Tx_Stat bit asign ------------------------------------------------------- */
  190. #define Tx_TxColl_MASK 0x0000000F /* Tx Collision Count */
  191. #define Tx_ExColl 0x00000010 /* Excessive Collision */
  192. #define Tx_TXDefer 0x00000020 /* Transmit Defered */
  193. #define Tx_Paused 0x00000040 /* Transmit Paused */
  194. #define Tx_IntTx 0x00000080 /* Interrupt on Tx */
  195. #define Tx_Under 0x00000100 /* Underrun */
  196. #define Tx_Defer 0x00000200 /* Deferral */
  197. #define Tx_NCarr 0x00000400 /* No Carrier */
  198. #define Tx_10Stat 0x00000800 /* 10Mbps Status */
  199. #define Tx_LateColl 0x00001000 /* Late Collision */
  200. #define Tx_TxPar 0x00002000 /* Tx Parity Error */
  201. #define Tx_Comp 0x00004000 /* Completion */
  202. #define Tx_Halted 0x00008000 /* Tx Halted */
  203. #define Tx_SQErr 0x00010000 /* Signal Quality Error(SQE) */
  204. /* Rx_Ctl bit asign -------------------------------------------------------- */
  205. #define Rx_EnGood 0x00004000 /* 1:Enable Good */
  206. #define Rx_EnRxPar 0x00002000 /* 1:Enable Receive Parity */
  207. #define Rx_EnLongErr 0x00000800 /* 1:Enable Long Error */
  208. #define Rx_EnOver 0x00000400 /* 1:Enable OverFlow */
  209. #define Rx_EnCRCErr 0x00000200 /* 1:Enable CRC Error */
  210. #define Rx_EnAlign 0x00000100 /* 1:Enable Alignment */
  211. #define Rx_IgnoreCRC 0x00000040 /* 1:Ignore CRC Value */
  212. #define Rx_StripCRC 0x00000010 /* 1:Strip CRC Value */
  213. #define Rx_ShortEn 0x00000008 /* 1:Short Enable */
  214. #define Rx_LongEn 0x00000004 /* 1:Long Enable */
  215. #define Rx_RxHalt 0x00000002 /* 1:Receive Halt Request */
  216. #define Rx_RxEn 0x00000001 /* 1:Receive Intrrupt Enable */
  217. /* Rx_Stat bit asign ------------------------------------------------------- */
  218. #define Rx_Halted 0x00008000 /* Rx Halted */
  219. #define Rx_Good 0x00004000 /* Rx Good */
  220. #define Rx_RxPar 0x00002000 /* Rx Parity Error */
  221. /* 0x00001000 not use */
  222. #define Rx_LongErr 0x00000800 /* Rx Long Error */
  223. #define Rx_Over 0x00000400 /* Rx Overflow */
  224. #define Rx_CRCErr 0x00000200 /* Rx CRC Error */
  225. #define Rx_Align 0x00000100 /* Rx Alignment Error */
  226. #define Rx_10Stat 0x00000080 /* Rx 10Mbps Status */
  227. #define Rx_IntRx 0x00000040 /* Rx Interrupt */
  228. #define Rx_CtlRecd 0x00000020 /* Rx Control Receive */
  229. #define Rx_Stat_Mask 0x0000EFC0 /* Rx All Status Mask */
  230. /* Int_En bit asign -------------------------------------------------------- */
  231. #define Int_NRAbtEn 0x00000800 /* 1:Non-recoverable Abort Enable */
  232. #define Int_TxCtlCmpEn 0x00000400 /* 1:Transmit Control Complete Enable */
  233. #define Int_DmParErrEn 0x00000200 /* 1:DMA Parity Error Enable */
  234. #define Int_DParDEn 0x00000100 /* 1:Data Parity Error Enable */
  235. #define Int_EarNotEn 0x00000080 /* 1:Early Notify Enable */
  236. #define Int_DParErrEn 0x00000040 /* 1:Detected Parity Error Enable */
  237. #define Int_SSysErrEn 0x00000020 /* 1:Signalled System Error Enable */
  238. #define Int_RMasAbtEn 0x00000010 /* 1:Received Master Abort Enable */
  239. #define Int_RTargAbtEn 0x00000008 /* 1:Received Target Abort Enable */
  240. #define Int_STargAbtEn 0x00000004 /* 1:Signalled Target Abort Enable */
  241. #define Int_BLExEn 0x00000002 /* 1:Buffer List Exhausted Enable */
  242. #define Int_FDAExEn 0x00000001 /* 1:Free Descriptor Area */
  243. /* Exhausted Enable */
  244. /* Int_Src bit asign ------------------------------------------------------- */
  245. #define Int_NRabt 0x00004000 /* 1:Non Recoverable error */
  246. #define Int_DmParErrStat 0x00002000 /* 1:DMA Parity Error & Clear */
  247. #define Int_BLEx 0x00001000 /* 1:Buffer List Empty & Clear */
  248. #define Int_FDAEx 0x00000800 /* 1:FDA Empty & Clear */
  249. #define Int_IntNRAbt 0x00000400 /* 1:Non Recoverable Abort */
  250. #define Int_IntCmp 0x00000200 /* 1:MAC control packet complete */
  251. #define Int_IntExBD 0x00000100 /* 1:Interrupt Extra BD & Clear */
  252. #define Int_DmParErr 0x00000080 /* 1:DMA Parity Error & Clear */
  253. #define Int_IntEarNot 0x00000040 /* 1:Receive Data write & Clear */
  254. #define Int_SWInt 0x00000020 /* 1:Software request & Clear */
  255. #define Int_IntBLEx 0x00000010 /* 1:Buffer List Empty & Clear */
  256. #define Int_IntFDAEx 0x00000008 /* 1:FDA Empty & Clear */
  257. #define Int_IntPCI 0x00000004 /* 1:PCI controller & Clear */
  258. #define Int_IntMacRx 0x00000002 /* 1:Rx controller & Clear */
  259. #define Int_IntMacTx 0x00000001 /* 1:Tx controller & Clear */
  260. /* MD_CA bit asign --------------------------------------------------------- */
  261. #define MD_CA_PreSup 0x00001000 /* 1:Preamble Supress */
  262. #define MD_CA_Busy 0x00000800 /* 1:Busy (Start Operation) */
  263. #define MD_CA_Wr 0x00000400 /* 1:Write 0:Read */
  264. /*
  265. * Descriptors
  266. */
  267. /* Frame descripter */
  268. struct FDesc {
  269. volatile __u32 FDNext;
  270. volatile __u32 FDSystem;
  271. volatile __u32 FDStat;
  272. volatile __u32 FDCtl;
  273. };
  274. /* Buffer descripter */
  275. struct BDesc {
  276. volatile __u32 BuffData;
  277. volatile __u32 BDCtl;
  278. };
  279. #define FD_ALIGN 16
  280. /* Frame Descripter bit asign ---------------------------------------------- */
  281. #define FD_FDLength_MASK 0x0000FFFF /* Length MASK */
  282. #define FD_BDCnt_MASK 0x001F0000 /* BD count MASK in FD */
  283. #define FD_FrmOpt_MASK 0x7C000000 /* Frame option MASK */
  284. #define FD_FrmOpt_BigEndian 0x40000000 /* Tx/Rx */
  285. #define FD_FrmOpt_IntTx 0x20000000 /* Tx only */
  286. #define FD_FrmOpt_NoCRC 0x10000000 /* Tx only */
  287. #define FD_FrmOpt_NoPadding 0x08000000 /* Tx only */
  288. #define FD_FrmOpt_Packing 0x04000000 /* Rx only */
  289. #define FD_CownsFD 0x80000000 /* FD Controller owner bit */
  290. #define FD_Next_EOL 0x00000001 /* FD EOL indicator */
  291. #define FD_BDCnt_SHIFT 16
  292. /* Buffer Descripter bit asign --------------------------------------------- */
  293. #define BD_BuffLength_MASK 0x0000FFFF /* Recieve Data Size */
  294. #define BD_RxBDID_MASK 0x00FF0000 /* BD ID Number MASK */
  295. #define BD_RxBDSeqN_MASK 0x7F000000 /* Rx BD Sequence Number */
  296. #define BD_CownsBD 0x80000000 /* BD Controller owner bit */
  297. #define BD_RxBDID_SHIFT 16
  298. #define BD_RxBDSeqN_SHIFT 24
  299. /* Some useful constants. */
  300. #undef NO_CHECK_CARRIER /* Does not check No-Carrier with TP */
  301. #ifdef NO_CHECK_CARRIER
  302. #define TX_CTL_CMD (Tx_EnComp | Tx_EnTxPar | Tx_EnLateColl | \
  303. Tx_EnExColl | Tx_EnExDefer | Tx_EnUnder | \
  304. Tx_En) /* maybe 0x7b01 */
  305. #else
  306. #define TX_CTL_CMD (Tx_EnComp | Tx_EnTxPar | Tx_EnLateColl | \
  307. Tx_EnExColl | Tx_EnLCarr | Tx_EnExDefer | Tx_EnUnder | \
  308. Tx_En) /* maybe 0x7b01 */
  309. #endif
  310. #define RX_CTL_CMD (Rx_EnGood | Rx_EnRxPar | Rx_EnLongErr | Rx_EnOver \
  311. | Rx_EnCRCErr | Rx_EnAlign | Rx_RxEn) /* maybe 0x6f01 */
  312. #define INT_EN_CMD (Int_NRAbtEn | \
  313. Int_DmParErrEn | Int_DParDEn | Int_DParErrEn | \
  314. Int_SSysErrEn | Int_RMasAbtEn | Int_RTargAbtEn | \
  315. Int_STargAbtEn | \
  316. Int_BLExEn | Int_FDAExEn) /* maybe 0xb7f*/
  317. #define DMA_CTL_CMD DMA_BURST_SIZE
  318. #define HAVE_DMA_RXALIGN(lp) likely((lp)->boardtype != TC35815CF)
  319. /* Tuning parameters */
  320. #define DMA_BURST_SIZE 32
  321. #define TX_THRESHOLD 1024
  322. #define TX_THRESHOLD_MAX 1536 /* used threshold with packet max byte for low pci transfer ability.*/
  323. #define TX_THRESHOLD_KEEP_LIMIT 10 /* setting threshold max value when overrun error occured this count. */
  324. /* 16 + RX_BUF_NUM * 8 + RX_FD_NUM * 16 + TX_FD_NUM * 32 <= PAGE_SIZE*FD_PAGE_NUM */
  325. #ifdef TC35815_USE_PACKEDBUFFER
  326. #define FD_PAGE_NUM 2
  327. #define RX_BUF_NUM 8 /* >= 2 */
  328. #define RX_FD_NUM 250 /* >= 32 */
  329. #define TX_FD_NUM 128
  330. #define RX_BUF_SIZE PAGE_SIZE
  331. #else /* TC35815_USE_PACKEDBUFFER */
  332. #define FD_PAGE_NUM 4
  333. #define RX_BUF_NUM 128 /* < 256 */
  334. #define RX_FD_NUM 256 /* >= 32 */
  335. #define TX_FD_NUM 128
  336. #if RX_CTL_CMD & Rx_LongEn
  337. #define RX_BUF_SIZE PAGE_SIZE
  338. #elif RX_CTL_CMD & Rx_StripCRC
  339. #define RX_BUF_SIZE ALIGN(ETH_FRAME_LEN + 4 + 2, 32) /* +2: reserve */
  340. #else
  341. #define RX_BUF_SIZE ALIGN(ETH_FRAME_LEN + 2, 32) /* +2: reserve */
  342. #endif
  343. #endif /* TC35815_USE_PACKEDBUFFER */
  344. #define RX_FD_RESERVE (2 / 2) /* max 2 BD per RxFD */
  345. #define NAPI_WEIGHT 16
  346. struct TxFD {
  347. struct FDesc fd;
  348. struct BDesc bd;
  349. struct BDesc unused;
  350. };
  351. struct RxFD {
  352. struct FDesc fd;
  353. struct BDesc bd[0]; /* variable length */
  354. };
  355. struct FrFD {
  356. struct FDesc fd;
  357. struct BDesc bd[RX_BUF_NUM];
  358. };
  359. #define tc_readl(addr) readl(addr)
  360. #define tc_writel(d, addr) writel(d, addr)
  361. #define TC35815_TX_TIMEOUT msecs_to_jiffies(400)
  362. /* Timer state engine. */
  363. enum tc35815_timer_state {
  364. arbwait = 0, /* Waiting for auto negotiation to complete. */
  365. lupwait = 1, /* Auto-neg complete, awaiting link-up status. */
  366. ltrywait = 2, /* Forcing try of all modes, from fastest to slowest. */
  367. asleep = 3, /* Time inactive. */
  368. lcheck = 4, /* Check link status. */
  369. };
  370. /* Information that need to be kept for each board. */
  371. struct tc35815_local {
  372. struct pci_dev *pci_dev;
  373. struct net_device *dev;
  374. struct napi_struct napi;
  375. /* statistics */
  376. struct net_device_stats stats;
  377. struct {
  378. int max_tx_qlen;
  379. int tx_ints;
  380. int rx_ints;
  381. int tx_underrun;
  382. } lstats;
  383. /* Tx control lock. This protects the transmit buffer ring
  384. * state along with the "tx full" state of the driver. This
  385. * means all netif_queue flow control actions are protected
  386. * by this lock as well.
  387. */
  388. spinlock_t lock;
  389. int phy_addr;
  390. int fullduplex;
  391. unsigned short saved_lpa;
  392. struct timer_list timer;
  393. enum tc35815_timer_state timer_state; /* State of auto-neg timer. */
  394. unsigned int timer_ticks; /* Number of clicks at each state */
  395. /*
  396. * Transmitting: Batch Mode.
  397. * 1 BD in 1 TxFD.
  398. * Receiving: Packing Mode. (TC35815_USE_PACKEDBUFFER)
  399. * 1 circular FD for Free Buffer List.
  400. * RX_BUF_NUM BD in Free Buffer FD.
  401. * One Free Buffer BD has PAGE_SIZE data buffer.
  402. * Or Non-Packing Mode.
  403. * 1 circular FD for Free Buffer List.
  404. * RX_BUF_NUM BD in Free Buffer FD.
  405. * One Free Buffer BD has ETH_FRAME_LEN data buffer.
  406. */
  407. void * fd_buf; /* for TxFD, RxFD, FrFD */
  408. dma_addr_t fd_buf_dma;
  409. struct TxFD *tfd_base;
  410. unsigned int tfd_start;
  411. unsigned int tfd_end;
  412. struct RxFD *rfd_base;
  413. struct RxFD *rfd_limit;
  414. struct RxFD *rfd_cur;
  415. struct FrFD *fbl_ptr;
  416. #ifdef TC35815_USE_PACKEDBUFFER
  417. unsigned char fbl_curid;
  418. void * data_buf[RX_BUF_NUM]; /* packing */
  419. dma_addr_t data_buf_dma[RX_BUF_NUM];
  420. struct {
  421. struct sk_buff *skb;
  422. dma_addr_t skb_dma;
  423. } tx_skbs[TX_FD_NUM];
  424. #else
  425. unsigned int fbl_count;
  426. struct {
  427. struct sk_buff *skb;
  428. dma_addr_t skb_dma;
  429. } tx_skbs[TX_FD_NUM], rx_skbs[RX_BUF_NUM];
  430. #endif
  431. struct mii_if_info mii;
  432. unsigned short mii_id[2];
  433. u32 msg_enable;
  434. board_t boardtype;
  435. };
  436. static inline dma_addr_t fd_virt_to_bus(struct tc35815_local *lp, void *virt)
  437. {
  438. return lp->fd_buf_dma + ((u8 *)virt - (u8 *)lp->fd_buf);
  439. }
  440. #ifdef DEBUG
  441. static inline void *fd_bus_to_virt(struct tc35815_local *lp, dma_addr_t bus)
  442. {
  443. return (void *)((u8 *)lp->fd_buf + (bus - lp->fd_buf_dma));
  444. }
  445. #endif
  446. #ifdef TC35815_USE_PACKEDBUFFER
  447. static inline void *rxbuf_bus_to_virt(struct tc35815_local *lp, dma_addr_t bus)
  448. {
  449. int i;
  450. for (i = 0; i < RX_BUF_NUM; i++) {
  451. if (bus >= lp->data_buf_dma[i] &&
  452. bus < lp->data_buf_dma[i] + PAGE_SIZE)
  453. return (void *)((u8 *)lp->data_buf[i] +
  454. (bus - lp->data_buf_dma[i]));
  455. }
  456. return NULL;
  457. }
  458. #define TC35815_DMA_SYNC_ONDEMAND
  459. static void* alloc_rxbuf_page(struct pci_dev *hwdev, dma_addr_t *dma_handle)
  460. {
  461. #ifdef TC35815_DMA_SYNC_ONDEMAND
  462. void *buf;
  463. /* pci_map + pci_dma_sync will be more effective than
  464. * pci_alloc_consistent on some archs. */
  465. if ((buf = (void *)__get_free_page(GFP_ATOMIC)) == NULL)
  466. return NULL;
  467. *dma_handle = pci_map_single(hwdev, buf, PAGE_SIZE,
  468. PCI_DMA_FROMDEVICE);
  469. if (pci_dma_mapping_error(*dma_handle)) {
  470. free_page((unsigned long)buf);
  471. return NULL;
  472. }
  473. return buf;
  474. #else
  475. return pci_alloc_consistent(hwdev, PAGE_SIZE, dma_handle);
  476. #endif
  477. }
  478. static void free_rxbuf_page(struct pci_dev *hwdev, void *buf, dma_addr_t dma_handle)
  479. {
  480. #ifdef TC35815_DMA_SYNC_ONDEMAND
  481. pci_unmap_single(hwdev, dma_handle, PAGE_SIZE, PCI_DMA_FROMDEVICE);
  482. free_page((unsigned long)buf);
  483. #else
  484. pci_free_consistent(hwdev, PAGE_SIZE, buf, dma_handle);
  485. #endif
  486. }
  487. #else /* TC35815_USE_PACKEDBUFFER */
  488. static struct sk_buff *alloc_rxbuf_skb(struct net_device *dev,
  489. struct pci_dev *hwdev,
  490. dma_addr_t *dma_handle)
  491. {
  492. struct sk_buff *skb;
  493. skb = dev_alloc_skb(RX_BUF_SIZE);
  494. if (!skb)
  495. return NULL;
  496. *dma_handle = pci_map_single(hwdev, skb->data, RX_BUF_SIZE,
  497. PCI_DMA_FROMDEVICE);
  498. if (pci_dma_mapping_error(*dma_handle)) {
  499. dev_kfree_skb_any(skb);
  500. return NULL;
  501. }
  502. skb_reserve(skb, 2); /* make IP header 4byte aligned */
  503. return skb;
  504. }
  505. static void free_rxbuf_skb(struct pci_dev *hwdev, struct sk_buff *skb, dma_addr_t dma_handle)
  506. {
  507. pci_unmap_single(hwdev, dma_handle, RX_BUF_SIZE,
  508. PCI_DMA_FROMDEVICE);
  509. dev_kfree_skb_any(skb);
  510. }
  511. #endif /* TC35815_USE_PACKEDBUFFER */
  512. /* Index to functions, as function prototypes. */
  513. static int tc35815_open(struct net_device *dev);
  514. static int tc35815_send_packet(struct sk_buff *skb, struct net_device *dev);
  515. static irqreturn_t tc35815_interrupt(int irq, void *dev_id);
  516. #ifdef TC35815_NAPI
  517. static int tc35815_rx(struct net_device *dev, int limit);
  518. static int tc35815_poll(struct napi_struct *napi, int budget);
  519. #else
  520. static void tc35815_rx(struct net_device *dev);
  521. #endif
  522. static void tc35815_txdone(struct net_device *dev);
  523. static int tc35815_close(struct net_device *dev);
  524. static struct net_device_stats *tc35815_get_stats(struct net_device *dev);
  525. static void tc35815_set_multicast_list(struct net_device *dev);
  526. static void tc35815_tx_timeout(struct net_device *dev);
  527. static int tc35815_ioctl(struct net_device *dev, struct ifreq *rq, int cmd);
  528. #ifdef CONFIG_NET_POLL_CONTROLLER
  529. static void tc35815_poll_controller(struct net_device *dev);
  530. #endif
  531. static const struct ethtool_ops tc35815_ethtool_ops;
  532. /* Example routines you must write ;->. */
  533. static void tc35815_chip_reset(struct net_device *dev);
  534. static void tc35815_chip_init(struct net_device *dev);
  535. static void tc35815_find_phy(struct net_device *dev);
  536. static void tc35815_phy_chip_init(struct net_device *dev);
  537. #ifdef DEBUG
  538. static void panic_queues(struct net_device *dev);
  539. #endif
  540. static void tc35815_timer(unsigned long data);
  541. static void tc35815_start_auto_negotiation(struct net_device *dev,
  542. struct ethtool_cmd *ep);
  543. static int tc_mdio_read(struct net_device *dev, int phy_id, int location);
  544. static void tc_mdio_write(struct net_device *dev, int phy_id, int location,
  545. int val);
  546. #ifdef CONFIG_CPU_TX49XX
  547. /*
  548. * Find a platform_device providing a MAC address. The platform code
  549. * should provide a "tc35815-mac" device with a MAC address in its
  550. * platform_data.
  551. */
  552. static int __devinit tc35815_mac_match(struct device *dev, void *data)
  553. {
  554. struct platform_device *plat_dev = to_platform_device(dev);
  555. struct pci_dev *pci_dev = data;
  556. unsigned int id = (pci_dev->bus->number << 8) | pci_dev->devfn;
  557. return !strcmp(plat_dev->name, "tc35815-mac") && plat_dev->id == id;
  558. }
  559. static int __devinit tc35815_read_plat_dev_addr(struct net_device *dev)
  560. {
  561. struct tc35815_local *lp = dev->priv;
  562. struct device *pd = bus_find_device(&platform_bus_type, NULL,
  563. lp->pci_dev, tc35815_mac_match);
  564. if (pd) {
  565. if (pd->platform_data)
  566. memcpy(dev->dev_addr, pd->platform_data, ETH_ALEN);
  567. put_device(pd);
  568. return is_valid_ether_addr(dev->dev_addr) ? 0 : -ENODEV;
  569. }
  570. return -ENODEV;
  571. }
  572. #else
  573. static int __devinit tc35815_read_plat_dev_addr(struct net_device *dev)
  574. {
  575. return -ENODEV;
  576. }
  577. #endif
  578. static int __devinit tc35815_init_dev_addr (struct net_device *dev)
  579. {
  580. struct tc35815_regs __iomem *tr =
  581. (struct tc35815_regs __iomem *)dev->base_addr;
  582. int i;
  583. while (tc_readl(&tr->PROM_Ctl) & PROM_Busy)
  584. ;
  585. for (i = 0; i < 6; i += 2) {
  586. unsigned short data;
  587. tc_writel(PROM_Busy | PROM_Read | (i / 2 + 2), &tr->PROM_Ctl);
  588. while (tc_readl(&tr->PROM_Ctl) & PROM_Busy)
  589. ;
  590. data = tc_readl(&tr->PROM_Data);
  591. dev->dev_addr[i] = data & 0xff;
  592. dev->dev_addr[i+1] = data >> 8;
  593. }
  594. if (!is_valid_ether_addr(dev->dev_addr))
  595. return tc35815_read_plat_dev_addr(dev);
  596. return 0;
  597. }
  598. static int __devinit tc35815_init_one (struct pci_dev *pdev,
  599. const struct pci_device_id *ent)
  600. {
  601. void __iomem *ioaddr = NULL;
  602. struct net_device *dev;
  603. struct tc35815_local *lp;
  604. int rc;
  605. unsigned long mmio_start, mmio_end, mmio_flags, mmio_len;
  606. static int printed_version;
  607. if (!printed_version++) {
  608. printk(version);
  609. dev_printk(KERN_DEBUG, &pdev->dev,
  610. "speed:%d duplex:%d doforce:%d\n",
  611. options.speed, options.duplex, options.doforce);
  612. }
  613. if (!pdev->irq) {
  614. dev_warn(&pdev->dev, "no IRQ assigned.\n");
  615. return -ENODEV;
  616. }
  617. /* dev zeroed in alloc_etherdev */
  618. dev = alloc_etherdev (sizeof (*lp));
  619. if (dev == NULL) {
  620. dev_err(&pdev->dev, "unable to alloc new ethernet\n");
  621. return -ENOMEM;
  622. }
  623. SET_NETDEV_DEV(dev, &pdev->dev);
  624. lp = dev->priv;
  625. lp->dev = dev;
  626. /* enable device (incl. PCI PM wakeup), and bus-mastering */
  627. rc = pci_enable_device (pdev);
  628. if (rc)
  629. goto err_out;
  630. mmio_start = pci_resource_start (pdev, 1);
  631. mmio_end = pci_resource_end (pdev, 1);
  632. mmio_flags = pci_resource_flags (pdev, 1);
  633. mmio_len = pci_resource_len (pdev, 1);
  634. /* set this immediately, we need to know before
  635. * we talk to the chip directly */
  636. /* make sure PCI base addr 1 is MMIO */
  637. if (!(mmio_flags & IORESOURCE_MEM)) {
  638. dev_err(&pdev->dev, "region #1 not an MMIO resource, aborting\n");
  639. rc = -ENODEV;
  640. goto err_out;
  641. }
  642. /* check for weird/broken PCI region reporting */
  643. if ((mmio_len < sizeof(struct tc35815_regs))) {
  644. dev_err(&pdev->dev, "Invalid PCI region size(s), aborting\n");
  645. rc = -ENODEV;
  646. goto err_out;
  647. }
  648. rc = pci_request_regions (pdev, MODNAME);
  649. if (rc)
  650. goto err_out;
  651. pci_set_master (pdev);
  652. /* ioremap MMIO region */
  653. ioaddr = ioremap (mmio_start, mmio_len);
  654. if (ioaddr == NULL) {
  655. dev_err(&pdev->dev, "cannot remap MMIO, aborting\n");
  656. rc = -EIO;
  657. goto err_out_free_res;
  658. }
  659. /* Initialize the device structure. */
  660. dev->open = tc35815_open;
  661. dev->hard_start_xmit = tc35815_send_packet;
  662. dev->stop = tc35815_close;
  663. dev->get_stats = tc35815_get_stats;
  664. dev->set_multicast_list = tc35815_set_multicast_list;
  665. dev->do_ioctl = tc35815_ioctl;
  666. dev->ethtool_ops = &tc35815_ethtool_ops;
  667. dev->tx_timeout = tc35815_tx_timeout;
  668. dev->watchdog_timeo = TC35815_TX_TIMEOUT;
  669. #ifdef TC35815_NAPI
  670. netif_napi_add(dev, &lp->napi, tc35815_poll, NAPI_WEIGHT);
  671. #endif
  672. #ifdef CONFIG_NET_POLL_CONTROLLER
  673. dev->poll_controller = tc35815_poll_controller;
  674. #endif
  675. dev->irq = pdev->irq;
  676. dev->base_addr = (unsigned long) ioaddr;
  677. spin_lock_init(&lp->lock);
  678. lp->pci_dev = pdev;
  679. lp->boardtype = ent->driver_data;
  680. lp->msg_enable = NETIF_MSG_TX_ERR | NETIF_MSG_HW | NETIF_MSG_DRV | NETIF_MSG_LINK;
  681. pci_set_drvdata(pdev, dev);
  682. /* Soft reset the chip. */
  683. tc35815_chip_reset(dev);
  684. /* Retrieve the ethernet address. */
  685. if (tc35815_init_dev_addr(dev)) {
  686. dev_warn(&pdev->dev, "not valid ether addr\n");
  687. random_ether_addr(dev->dev_addr);
  688. }
  689. rc = register_netdev (dev);
  690. if (rc)
  691. goto err_out_unmap;
  692. memcpy(dev->perm_addr, dev->dev_addr, dev->addr_len);
  693. printk(KERN_INFO "%s: %s at 0x%lx, "
  694. "%2.2x:%2.2x:%2.2x:%2.2x:%2.2x:%2.2x, "
  695. "IRQ %d\n",
  696. dev->name,
  697. board_info[ent->driver_data].name,
  698. dev->base_addr,
  699. dev->dev_addr[0], dev->dev_addr[1],
  700. dev->dev_addr[2], dev->dev_addr[3],
  701. dev->dev_addr[4], dev->dev_addr[5],
  702. dev->irq);
  703. setup_timer(&lp->timer, tc35815_timer, (unsigned long) dev);
  704. lp->mii.dev = dev;
  705. lp->mii.mdio_read = tc_mdio_read;
  706. lp->mii.mdio_write = tc_mdio_write;
  707. lp->mii.phy_id_mask = 0x1f;
  708. lp->mii.reg_num_mask = 0x1f;
  709. tc35815_find_phy(dev);
  710. lp->mii.phy_id = lp->phy_addr;
  711. lp->mii.full_duplex = 0;
  712. lp->mii.force_media = 0;
  713. return 0;
  714. err_out_unmap:
  715. iounmap(ioaddr);
  716. err_out_free_res:
  717. pci_release_regions (pdev);
  718. err_out:
  719. free_netdev (dev);
  720. return rc;
  721. }
  722. static void __devexit tc35815_remove_one (struct pci_dev *pdev)
  723. {
  724. struct net_device *dev = pci_get_drvdata (pdev);
  725. unsigned long mmio_addr;
  726. mmio_addr = dev->base_addr;
  727. unregister_netdev (dev);
  728. if (mmio_addr) {
  729. iounmap ((void __iomem *)mmio_addr);
  730. pci_release_regions (pdev);
  731. }
  732. free_netdev (dev);
  733. pci_set_drvdata (pdev, NULL);
  734. }
  735. static int
  736. tc35815_init_queues(struct net_device *dev)
  737. {
  738. struct tc35815_local *lp = dev->priv;
  739. int i;
  740. unsigned long fd_addr;
  741. if (!lp->fd_buf) {
  742. BUG_ON(sizeof(struct FDesc) +
  743. sizeof(struct BDesc) * RX_BUF_NUM +
  744. sizeof(struct FDesc) * RX_FD_NUM +
  745. sizeof(struct TxFD) * TX_FD_NUM >
  746. PAGE_SIZE * FD_PAGE_NUM);
  747. if ((lp->fd_buf = pci_alloc_consistent(lp->pci_dev, PAGE_SIZE * FD_PAGE_NUM, &lp->fd_buf_dma)) == 0)
  748. return -ENOMEM;
  749. for (i = 0; i < RX_BUF_NUM; i++) {
  750. #ifdef TC35815_USE_PACKEDBUFFER
  751. if ((lp->data_buf[i] = alloc_rxbuf_page(lp->pci_dev, &lp->data_buf_dma[i])) == NULL) {
  752. while (--i >= 0) {
  753. free_rxbuf_page(lp->pci_dev,
  754. lp->data_buf[i],
  755. lp->data_buf_dma[i]);
  756. lp->data_buf[i] = NULL;
  757. }
  758. pci_free_consistent(lp->pci_dev,
  759. PAGE_SIZE * FD_PAGE_NUM,
  760. lp->fd_buf,
  761. lp->fd_buf_dma);
  762. lp->fd_buf = NULL;
  763. return -ENOMEM;
  764. }
  765. #else
  766. lp->rx_skbs[i].skb =
  767. alloc_rxbuf_skb(dev, lp->pci_dev,
  768. &lp->rx_skbs[i].skb_dma);
  769. if (!lp->rx_skbs[i].skb) {
  770. while (--i >= 0) {
  771. free_rxbuf_skb(lp->pci_dev,
  772. lp->rx_skbs[i].skb,
  773. lp->rx_skbs[i].skb_dma);
  774. lp->rx_skbs[i].skb = NULL;
  775. }
  776. pci_free_consistent(lp->pci_dev,
  777. PAGE_SIZE * FD_PAGE_NUM,
  778. lp->fd_buf,
  779. lp->fd_buf_dma);
  780. lp->fd_buf = NULL;
  781. return -ENOMEM;
  782. }
  783. #endif
  784. }
  785. printk(KERN_DEBUG "%s: FD buf %p DataBuf",
  786. dev->name, lp->fd_buf);
  787. #ifdef TC35815_USE_PACKEDBUFFER
  788. printk(" DataBuf");
  789. for (i = 0; i < RX_BUF_NUM; i++)
  790. printk(" %p", lp->data_buf[i]);
  791. #endif
  792. printk("\n");
  793. } else {
  794. for (i = 0; i < FD_PAGE_NUM; i++) {
  795. clear_page((void *)((unsigned long)lp->fd_buf + i * PAGE_SIZE));
  796. }
  797. }
  798. fd_addr = (unsigned long)lp->fd_buf;
  799. /* Free Descriptors (for Receive) */
  800. lp->rfd_base = (struct RxFD *)fd_addr;
  801. fd_addr += sizeof(struct RxFD) * RX_FD_NUM;
  802. for (i = 0; i < RX_FD_NUM; i++) {
  803. lp->rfd_base[i].fd.FDCtl = cpu_to_le32(FD_CownsFD);
  804. }
  805. lp->rfd_cur = lp->rfd_base;
  806. lp->rfd_limit = (struct RxFD *)fd_addr - (RX_FD_RESERVE + 1);
  807. /* Transmit Descriptors */
  808. lp->tfd_base = (struct TxFD *)fd_addr;
  809. fd_addr += sizeof(struct TxFD) * TX_FD_NUM;
  810. for (i = 0; i < TX_FD_NUM; i++) {
  811. lp->tfd_base[i].fd.FDNext = cpu_to_le32(fd_virt_to_bus(lp, &lp->tfd_base[i+1]));
  812. lp->tfd_base[i].fd.FDSystem = cpu_to_le32(0xffffffff);
  813. lp->tfd_base[i].fd.FDCtl = cpu_to_le32(0);
  814. }
  815. lp->tfd_base[TX_FD_NUM-1].fd.FDNext = cpu_to_le32(fd_virt_to_bus(lp, &lp->tfd_base[0]));
  816. lp->tfd_start = 0;
  817. lp->tfd_end = 0;
  818. /* Buffer List (for Receive) */
  819. lp->fbl_ptr = (struct FrFD *)fd_addr;
  820. lp->fbl_ptr->fd.FDNext = cpu_to_le32(fd_virt_to_bus(lp, lp->fbl_ptr));
  821. lp->fbl_ptr->fd.FDCtl = cpu_to_le32(RX_BUF_NUM | FD_CownsFD);
  822. #ifndef TC35815_USE_PACKEDBUFFER
  823. /*
  824. * move all allocated skbs to head of rx_skbs[] array.
  825. * fbl_count mighe not be RX_BUF_NUM if alloc_rxbuf_skb() in
  826. * tc35815_rx() had failed.
  827. */
  828. lp->fbl_count = 0;
  829. for (i = 0; i < RX_BUF_NUM; i++) {
  830. if (lp->rx_skbs[i].skb) {
  831. if (i != lp->fbl_count) {
  832. lp->rx_skbs[lp->fbl_count].skb =
  833. lp->rx_skbs[i].skb;
  834. lp->rx_skbs[lp->fbl_count].skb_dma =
  835. lp->rx_skbs[i].skb_dma;
  836. }
  837. lp->fbl_count++;
  838. }
  839. }
  840. #endif
  841. for (i = 0; i < RX_BUF_NUM; i++) {
  842. #ifdef TC35815_USE_PACKEDBUFFER
  843. lp->fbl_ptr->bd[i].BuffData = cpu_to_le32(lp->data_buf_dma[i]);
  844. #else
  845. if (i >= lp->fbl_count) {
  846. lp->fbl_ptr->bd[i].BuffData = 0;
  847. lp->fbl_ptr->bd[i].BDCtl = 0;
  848. continue;
  849. }
  850. lp->fbl_ptr->bd[i].BuffData =
  851. cpu_to_le32(lp->rx_skbs[i].skb_dma);
  852. #endif
  853. /* BDID is index of FrFD.bd[] */
  854. lp->fbl_ptr->bd[i].BDCtl =
  855. cpu_to_le32(BD_CownsBD | (i << BD_RxBDID_SHIFT) |
  856. RX_BUF_SIZE);
  857. }
  858. #ifdef TC35815_USE_PACKEDBUFFER
  859. lp->fbl_curid = 0;
  860. #endif
  861. printk(KERN_DEBUG "%s: TxFD %p RxFD %p FrFD %p\n",
  862. dev->name, lp->tfd_base, lp->rfd_base, lp->fbl_ptr);
  863. return 0;
  864. }
  865. static void
  866. tc35815_clear_queues(struct net_device *dev)
  867. {
  868. struct tc35815_local *lp = dev->priv;
  869. int i;
  870. for (i = 0; i < TX_FD_NUM; i++) {
  871. u32 fdsystem = le32_to_cpu(lp->tfd_base[i].fd.FDSystem);
  872. struct sk_buff *skb =
  873. fdsystem != 0xffffffff ?
  874. lp->tx_skbs[fdsystem].skb : NULL;
  875. #ifdef DEBUG
  876. if (lp->tx_skbs[i].skb != skb) {
  877. printk("%s: tx_skbs mismatch(%d).\n", dev->name, i);
  878. panic_queues(dev);
  879. }
  880. #else
  881. BUG_ON(lp->tx_skbs[i].skb != skb);
  882. #endif
  883. if (skb) {
  884. pci_unmap_single(lp->pci_dev, lp->tx_skbs[i].skb_dma, skb->len, PCI_DMA_TODEVICE);
  885. lp->tx_skbs[i].skb = NULL;
  886. lp->tx_skbs[i].skb_dma = 0;
  887. dev_kfree_skb_any(skb);
  888. }
  889. lp->tfd_base[i].fd.FDSystem = cpu_to_le32(0xffffffff);
  890. }
  891. tc35815_init_queues(dev);
  892. }
  893. static void
  894. tc35815_free_queues(struct net_device *dev)
  895. {
  896. struct tc35815_local *lp = dev->priv;
  897. int i;
  898. if (lp->tfd_base) {
  899. for (i = 0; i < TX_FD_NUM; i++) {
  900. u32 fdsystem = le32_to_cpu(lp->tfd_base[i].fd.FDSystem);
  901. struct sk_buff *skb =
  902. fdsystem != 0xffffffff ?
  903. lp->tx_skbs[fdsystem].skb : NULL;
  904. #ifdef DEBUG
  905. if (lp->tx_skbs[i].skb != skb) {
  906. printk("%s: tx_skbs mismatch(%d).\n", dev->name, i);
  907. panic_queues(dev);
  908. }
  909. #else
  910. BUG_ON(lp->tx_skbs[i].skb != skb);
  911. #endif
  912. if (skb) {
  913. dev_kfree_skb(skb);
  914. pci_unmap_single(lp->pci_dev, lp->tx_skbs[i].skb_dma, skb->len, PCI_DMA_TODEVICE);
  915. lp->tx_skbs[i].skb = NULL;
  916. lp->tx_skbs[i].skb_dma = 0;
  917. }
  918. lp->tfd_base[i].fd.FDSystem = cpu_to_le32(0xffffffff);
  919. }
  920. }
  921. lp->rfd_base = NULL;
  922. lp->rfd_limit = NULL;
  923. lp->rfd_cur = NULL;
  924. lp->fbl_ptr = NULL;
  925. for (i = 0; i < RX_BUF_NUM; i++) {
  926. #ifdef TC35815_USE_PACKEDBUFFER
  927. if (lp->data_buf[i]) {
  928. free_rxbuf_page(lp->pci_dev,
  929. lp->data_buf[i], lp->data_buf_dma[i]);
  930. lp->data_buf[i] = NULL;
  931. }
  932. #else
  933. if (lp->rx_skbs[i].skb) {
  934. free_rxbuf_skb(lp->pci_dev, lp->rx_skbs[i].skb,
  935. lp->rx_skbs[i].skb_dma);
  936. lp->rx_skbs[i].skb = NULL;
  937. }
  938. #endif
  939. }
  940. if (lp->fd_buf) {
  941. pci_free_consistent(lp->pci_dev, PAGE_SIZE * FD_PAGE_NUM,
  942. lp->fd_buf, lp->fd_buf_dma);
  943. lp->fd_buf = NULL;
  944. }
  945. }
  946. static void
  947. dump_txfd(struct TxFD *fd)
  948. {
  949. printk("TxFD(%p): %08x %08x %08x %08x\n", fd,
  950. le32_to_cpu(fd->fd.FDNext),
  951. le32_to_cpu(fd->fd.FDSystem),
  952. le32_to_cpu(fd->fd.FDStat),
  953. le32_to_cpu(fd->fd.FDCtl));
  954. printk("BD: ");
  955. printk(" %08x %08x",
  956. le32_to_cpu(fd->bd.BuffData),
  957. le32_to_cpu(fd->bd.BDCtl));
  958. printk("\n");
  959. }
  960. static int
  961. dump_rxfd(struct RxFD *fd)
  962. {
  963. int i, bd_count = (le32_to_cpu(fd->fd.FDCtl) & FD_BDCnt_MASK) >> FD_BDCnt_SHIFT;
  964. if (bd_count > 8)
  965. bd_count = 8;
  966. printk("RxFD(%p): %08x %08x %08x %08x\n", fd,
  967. le32_to_cpu(fd->fd.FDNext),
  968. le32_to_cpu(fd->fd.FDSystem),
  969. le32_to_cpu(fd->fd.FDStat),
  970. le32_to_cpu(fd->fd.FDCtl));
  971. if (le32_to_cpu(fd->fd.FDCtl) & FD_CownsFD)
  972. return 0;
  973. printk("BD: ");
  974. for (i = 0; i < bd_count; i++)
  975. printk(" %08x %08x",
  976. le32_to_cpu(fd->bd[i].BuffData),
  977. le32_to_cpu(fd->bd[i].BDCtl));
  978. printk("\n");
  979. return bd_count;
  980. }
  981. #if defined(DEBUG) || defined(TC35815_USE_PACKEDBUFFER)
  982. static void
  983. dump_frfd(struct FrFD *fd)
  984. {
  985. int i;
  986. printk("FrFD(%p): %08x %08x %08x %08x\n", fd,
  987. le32_to_cpu(fd->fd.FDNext),
  988. le32_to_cpu(fd->fd.FDSystem),
  989. le32_to_cpu(fd->fd.FDStat),
  990. le32_to_cpu(fd->fd.FDCtl));
  991. printk("BD: ");
  992. for (i = 0; i < RX_BUF_NUM; i++)
  993. printk(" %08x %08x",
  994. le32_to_cpu(fd->bd[i].BuffData),
  995. le32_to_cpu(fd->bd[i].BDCtl));
  996. printk("\n");
  997. }
  998. #endif
  999. #ifdef DEBUG
  1000. static void
  1001. panic_queues(struct net_device *dev)
  1002. {
  1003. struct tc35815_local *lp = dev->priv;
  1004. int i;
  1005. printk("TxFD base %p, start %u, end %u\n",
  1006. lp->tfd_base, lp->tfd_start, lp->tfd_end);
  1007. printk("RxFD base %p limit %p cur %p\n",
  1008. lp->rfd_base, lp->rfd_limit, lp->rfd_cur);
  1009. printk("FrFD %p\n", lp->fbl_ptr);
  1010. for (i = 0; i < TX_FD_NUM; i++)
  1011. dump_txfd(&lp->tfd_base[i]);
  1012. for (i = 0; i < RX_FD_NUM; i++) {
  1013. int bd_count = dump_rxfd(&lp->rfd_base[i]);
  1014. i += (bd_count + 1) / 2; /* skip BDs */
  1015. }
  1016. dump_frfd(lp->fbl_ptr);
  1017. panic("%s: Illegal queue state.", dev->name);
  1018. }
  1019. #endif
  1020. static void print_eth(char *add)
  1021. {
  1022. int i;
  1023. printk("print_eth(%p)\n", add);
  1024. for (i = 0; i < 6; i++)
  1025. printk(" %2.2X", (unsigned char) add[i + 6]);
  1026. printk(" =>");
  1027. for (i = 0; i < 6; i++)
  1028. printk(" %2.2X", (unsigned char) add[i]);
  1029. printk(" : %2.2X%2.2X\n", (unsigned char) add[12], (unsigned char) add[13]);
  1030. }
  1031. static int tc35815_tx_full(struct net_device *dev)
  1032. {
  1033. struct tc35815_local *lp = dev->priv;
  1034. return ((lp->tfd_start + 1) % TX_FD_NUM == lp->tfd_end);
  1035. }
  1036. static void tc35815_restart(struct net_device *dev)
  1037. {
  1038. struct tc35815_local *lp = dev->priv;
  1039. int pid = lp->phy_addr;
  1040. int do_phy_reset = 1;
  1041. del_timer(&lp->timer); /* Kill if running */
  1042. if (lp->mii_id[0] == 0x0016 && (lp->mii_id[1] & 0xfc00) == 0xf800) {
  1043. /* Resetting PHY cause problem on some chip... (SEEQ 80221) */
  1044. do_phy_reset = 0;
  1045. }
  1046. if (do_phy_reset) {
  1047. int timeout;
  1048. tc_mdio_write(dev, pid, MII_BMCR, BMCR_RESET);
  1049. timeout = 100;
  1050. while (--timeout) {
  1051. if (!(tc_mdio_read(dev, pid, MII_BMCR) & BMCR_RESET))
  1052. break;
  1053. udelay(1);
  1054. }
  1055. if (!timeout)
  1056. printk(KERN_ERR "%s: BMCR reset failed.\n", dev->name);
  1057. }
  1058. tc35815_chip_reset(dev);
  1059. tc35815_clear_queues(dev);
  1060. tc35815_chip_init(dev);
  1061. /* Reconfigure CAM again since tc35815_chip_init() initialize it. */
  1062. tc35815_set_multicast_list(dev);
  1063. }
  1064. static void tc35815_tx_timeout(struct net_device *dev)
  1065. {
  1066. struct tc35815_local *lp = dev->priv;
  1067. struct tc35815_regs __iomem *tr =
  1068. (struct tc35815_regs __iomem *)dev->base_addr;
  1069. printk(KERN_WARNING "%s: transmit timed out, status %#x\n",
  1070. dev->name, tc_readl(&tr->Tx_Stat));
  1071. /* Try to restart the adaptor. */
  1072. spin_lock_irq(&lp->lock);
  1073. tc35815_restart(dev);
  1074. spin_unlock_irq(&lp->lock);
  1075. lp->stats.tx_errors++;
  1076. /* If we have space available to accept new transmit
  1077. * requests, wake up the queueing layer. This would
  1078. * be the case if the chipset_init() call above just
  1079. * flushes out the tx queue and empties it.
  1080. *
  1081. * If instead, the tx queue is retained then the
  1082. * netif_wake_queue() call should be placed in the
  1083. * TX completion interrupt handler of the driver instead
  1084. * of here.
  1085. */
  1086. if (!tc35815_tx_full(dev))
  1087. netif_wake_queue(dev);
  1088. }
  1089. /*
  1090. * Open/initialize the board. This is called (in the current kernel)
  1091. * sometime after booting when the 'ifconfig' program is run.
  1092. *
  1093. * This routine should set everything up anew at each open, even
  1094. * registers that "should" only need to be set once at boot, so that
  1095. * there is non-reboot way to recover if something goes wrong.
  1096. */
  1097. static int
  1098. tc35815_open(struct net_device *dev)
  1099. {
  1100. struct tc35815_local *lp = dev->priv;
  1101. /*
  1102. * This is used if the interrupt line can turned off (shared).
  1103. * See 3c503.c for an example of selecting the IRQ at config-time.
  1104. */
  1105. if (request_irq(dev->irq, &tc35815_interrupt, IRQF_SHARED, dev->name, dev)) {
  1106. return -EAGAIN;
  1107. }
  1108. del_timer(&lp->timer); /* Kill if running */
  1109. tc35815_chip_reset(dev);
  1110. if (tc35815_init_queues(dev) != 0) {
  1111. free_irq(dev->irq, dev);
  1112. return -EAGAIN;
  1113. }
  1114. #ifdef TC35815_NAPI
  1115. napi_enable(&lp->napi);
  1116. #endif
  1117. /* Reset the hardware here. Don't forget to set the station address. */
  1118. spin_lock_irq(&lp->lock);
  1119. tc35815_chip_init(dev);
  1120. spin_unlock_irq(&lp->lock);
  1121. /* We are now ready to accept transmit requeusts from
  1122. * the queueing layer of the networking.
  1123. */
  1124. netif_start_queue(dev);
  1125. return 0;
  1126. }
  1127. /* This will only be invoked if your driver is _not_ in XOFF state.
  1128. * What this means is that you need not check it, and that this
  1129. * invariant will hold if you make sure that the netif_*_queue()
  1130. * calls are done at the proper times.
  1131. */
  1132. static int tc35815_send_packet(struct sk_buff *skb, struct net_device *dev)
  1133. {
  1134. struct tc35815_local *lp = dev->priv;
  1135. struct TxFD *txfd;
  1136. unsigned long flags;
  1137. /* If some error occurs while trying to transmit this
  1138. * packet, you should return '1' from this function.
  1139. * In such a case you _may not_ do anything to the
  1140. * SKB, it is still owned by the network queueing
  1141. * layer when an error is returned. This means you
  1142. * may not modify any SKB fields, you may not free
  1143. * the SKB, etc.
  1144. */
  1145. /* This is the most common case for modern hardware.
  1146. * The spinlock protects this code from the TX complete
  1147. * hardware interrupt handler. Queue flow control is
  1148. * thus managed under this lock as well.
  1149. */
  1150. spin_lock_irqsave(&lp->lock, flags);
  1151. /* failsafe... (handle txdone now if half of FDs are used) */
  1152. if ((lp->tfd_start + TX_FD_NUM - lp->tfd_end) % TX_FD_NUM >
  1153. TX_FD_NUM / 2)
  1154. tc35815_txdone(dev);
  1155. if (netif_msg_pktdata(lp))
  1156. print_eth(skb->data);
  1157. #ifdef DEBUG
  1158. if (lp->tx_skbs[lp->tfd_start].skb) {
  1159. printk("%s: tx_skbs conflict.\n", dev->name);
  1160. panic_queues(dev);
  1161. }
  1162. #else
  1163. BUG_ON(lp->tx_skbs[lp->tfd_start].skb);
  1164. #endif
  1165. lp->tx_skbs[lp->tfd_start].skb = skb;
  1166. lp->tx_skbs[lp->tfd_start].skb_dma = pci_map_single(lp->pci_dev, skb->data, skb->len, PCI_DMA_TODEVICE);
  1167. /*add to ring */
  1168. txfd = &lp->tfd_base[lp->tfd_start];
  1169. txfd->bd.BuffData = cpu_to_le32(lp->tx_skbs[lp->tfd_start].skb_dma);
  1170. txfd->bd.BDCtl = cpu_to_le32(skb->len);
  1171. txfd->fd.FDSystem = cpu_to_le32(lp->tfd_start);
  1172. txfd->fd.FDCtl = cpu_to_le32(FD_CownsFD | (1 << FD_BDCnt_SHIFT));
  1173. if (lp->tfd_start == lp->tfd_end) {
  1174. struct tc35815_regs __iomem *tr =
  1175. (struct tc35815_regs __iomem *)dev->base_addr;
  1176. /* Start DMA Transmitter. */
  1177. txfd->fd.FDNext |= cpu_to_le32(FD_Next_EOL);
  1178. #ifdef GATHER_TXINT
  1179. txfd->fd.FDCtl |= cpu_to_le32(FD_FrmOpt_IntTx);
  1180. #endif
  1181. if (netif_msg_tx_queued(lp)) {
  1182. printk("%s: starting TxFD.\n", dev->name);
  1183. dump_txfd(txfd);
  1184. }
  1185. tc_writel(fd_virt_to_bus(lp, txfd), &tr->TxFrmPtr);
  1186. } else {
  1187. txfd->fd.FDNext &= cpu_to_le32(~FD_Next_EOL);
  1188. if (netif_msg_tx_queued(lp)) {
  1189. printk("%s: queueing TxFD.\n", dev->name);
  1190. dump_txfd(txfd);
  1191. }
  1192. }
  1193. lp->tfd_start = (lp->tfd_start + 1) % TX_FD_NUM;
  1194. dev->trans_start = jiffies;
  1195. /* If we just used up the very last entry in the
  1196. * TX ring on this device, tell the queueing
  1197. * layer to send no more.
  1198. */
  1199. if (tc35815_tx_full(dev)) {
  1200. if (netif_msg_tx_queued(lp))
  1201. printk(KERN_WARNING "%s: TxFD Exhausted.\n", dev->name);
  1202. netif_stop_queue(dev);
  1203. }
  1204. /* When the TX completion hw interrupt arrives, this
  1205. * is when the transmit statistics are updated.
  1206. */
  1207. spin_unlock_irqrestore(&lp->lock, flags);
  1208. return 0;
  1209. }
  1210. #define FATAL_ERROR_INT \
  1211. (Int_IntPCI | Int_DmParErr | Int_IntNRAbt)
  1212. static void tc35815_fatal_error_interrupt(struct net_device *dev, u32 status)
  1213. {
  1214. static int count;
  1215. printk(KERN_WARNING "%s: Fatal Error Intterrupt (%#x):",
  1216. dev->name, status);
  1217. if (status & Int_IntPCI)
  1218. printk(" IntPCI");
  1219. if (status & Int_DmParErr)
  1220. printk(" DmParErr");
  1221. if (status & Int_IntNRAbt)
  1222. printk(" IntNRAbt");
  1223. printk("\n");
  1224. if (count++ > 100)
  1225. panic("%s: Too many fatal errors.", dev->name);
  1226. printk(KERN_WARNING "%s: Resetting ...\n", dev->name);
  1227. /* Try to restart the adaptor. */
  1228. tc35815_restart(dev);
  1229. }
  1230. #ifdef TC35815_NAPI
  1231. static int tc35815_do_interrupt(struct net_device *dev, u32 status, int limit)
  1232. #else
  1233. static int tc35815_do_interrupt(struct net_device *dev, u32 status)
  1234. #endif
  1235. {
  1236. struct tc35815_local *lp = dev->priv;
  1237. struct tc35815_regs __iomem *tr =
  1238. (struct tc35815_regs __iomem *)dev->base_addr;
  1239. int ret = -1;
  1240. /* Fatal errors... */
  1241. if (status & FATAL_ERROR_INT) {
  1242. tc35815_fatal_error_interrupt(dev, status);
  1243. return 0;
  1244. }
  1245. /* recoverable errors */
  1246. if (status & Int_IntFDAEx) {
  1247. /* disable FDAEx int. (until we make rooms...) */
  1248. tc_writel(tc_readl(&tr->Int_En) & ~Int_FDAExEn, &tr->Int_En);
  1249. printk(KERN_WARNING
  1250. "%s: Free Descriptor Area Exhausted (%#x).\n",
  1251. dev->name, status);
  1252. lp->stats.rx_dropped++;
  1253. ret = 0;
  1254. }
  1255. if (status & Int_IntBLEx) {
  1256. /* disable BLEx int. (until we make rooms...) */
  1257. tc_writel(tc_readl(&tr->Int_En) & ~Int_BLExEn, &tr->Int_En);
  1258. printk(KERN_WARNING
  1259. "%s: Buffer List Exhausted (%#x).\n",
  1260. dev->name, status);
  1261. lp->stats.rx_dropped++;
  1262. ret = 0;
  1263. }
  1264. if (status & Int_IntExBD) {
  1265. printk(KERN_WARNING
  1266. "%s: Excessive Buffer Descriptiors (%#x).\n",
  1267. dev->name, status);
  1268. lp->stats.rx_length_errors++;
  1269. ret = 0;
  1270. }
  1271. /* normal notification */
  1272. if (status & Int_IntMacRx) {
  1273. /* Got a packet(s). */
  1274. #ifdef TC35815_NAPI
  1275. ret = tc35815_rx(dev, limit);
  1276. #else
  1277. tc35815_rx(dev);
  1278. ret = 0;
  1279. #endif
  1280. lp->lstats.rx_ints++;
  1281. }
  1282. if (status & Int_IntMacTx) {
  1283. /* Transmit complete. */
  1284. lp->lstats.tx_ints++;
  1285. tc35815_txdone(dev);
  1286. netif_wake_queue(dev);
  1287. ret = 0;
  1288. }
  1289. return ret;
  1290. }
  1291. /*
  1292. * The typical workload of the driver:
  1293. * Handle the network interface interrupts.
  1294. */
  1295. static irqreturn_t tc35815_interrupt(int irq, void *dev_id)
  1296. {
  1297. struct net_device *dev = dev_id;
  1298. struct tc35815_local *lp = netdev_priv(dev);
  1299. struct tc35815_regs __iomem *tr =
  1300. (struct tc35815_regs __iomem *)dev->base_addr;
  1301. #ifdef TC35815_NAPI
  1302. u32 dmactl = tc_readl(&tr->DMA_Ctl);
  1303. if (!(dmactl & DMA_IntMask)) {
  1304. /* disable interrupts */
  1305. tc_writel(dmactl | DMA_IntMask, &tr->DMA_Ctl);
  1306. if (netif_rx_schedule_prep(dev, &lp->napi))
  1307. __netif_rx_schedule(dev, &lp->napi);
  1308. else {
  1309. printk(KERN_ERR "%s: interrupt taken in poll\n",
  1310. dev->name);
  1311. BUG();
  1312. }
  1313. (void)tc_readl(&tr->Int_Src); /* flush */
  1314. return IRQ_HANDLED;
  1315. }
  1316. return IRQ_NONE;
  1317. #else
  1318. int handled;
  1319. u32 status;
  1320. spin_lock(&lp->lock);
  1321. status = tc_readl(&tr->Int_Src);
  1322. tc_writel(status, &tr->Int_Src); /* write to clear */
  1323. handled = tc35815_do_interrupt(dev, status);
  1324. (void)tc_readl(&tr->Int_Src); /* flush */
  1325. spin_unlock(&lp->lock);
  1326. return IRQ_RETVAL(handled >= 0);
  1327. #endif /* TC35815_NAPI */
  1328. }
  1329. #ifdef CONFIG_NET_POLL_CONTROLLER
  1330. static void tc35815_poll_controller(struct net_device *dev)
  1331. {
  1332. disable_irq(dev->irq);
  1333. tc35815_interrupt(dev->irq, dev);
  1334. enable_irq(dev->irq);
  1335. }
  1336. #endif
  1337. /* We have a good packet(s), get it/them out of the buffers. */
  1338. #ifdef TC35815_NAPI
  1339. static int
  1340. tc35815_rx(struct net_device *dev, int limit)
  1341. #else
  1342. static void
  1343. tc35815_rx(struct net_device *dev)
  1344. #endif
  1345. {
  1346. struct tc35815_local *lp = dev->priv;
  1347. unsigned int fdctl;
  1348. int i;
  1349. int buf_free_count = 0;
  1350. int fd_free_count = 0;
  1351. #ifdef TC35815_NAPI
  1352. int received = 0;
  1353. #endif
  1354. while (!((fdctl = le32_to_cpu(lp->rfd_cur->fd.FDCtl)) & FD_CownsFD)) {
  1355. int status = le32_to_cpu(lp->rfd_cur->fd.FDStat);
  1356. int pkt_len = fdctl & FD_FDLength_MASK;
  1357. int bd_count = (fdctl & FD_BDCnt_MASK) >> FD_BDCnt_SHIFT;
  1358. #ifdef DEBUG
  1359. struct RxFD *next_rfd;
  1360. #endif
  1361. #if (RX_CTL_CMD & Rx_StripCRC) == 0
  1362. pkt_len -= 4;
  1363. #endif
  1364. if (netif_msg_rx_status(lp))
  1365. dump_rxfd(lp->rfd_cur);
  1366. if (status & Rx_Good) {
  1367. struct sk_buff *skb;
  1368. unsigned char *data;
  1369. int cur_bd;
  1370. #ifdef TC35815_USE_PACKEDBUFFER
  1371. int offset;
  1372. #endif
  1373. #ifdef TC35815_NAPI
  1374. if (--limit < 0)
  1375. break;
  1376. #endif
  1377. #ifdef TC35815_USE_PACKEDBUFFER
  1378. BUG_ON(bd_count > 2);
  1379. skb = dev_alloc_skb(pkt_len + 2); /* +2: for reserve */
  1380. if (skb == NULL) {
  1381. printk(KERN_NOTICE "%s: Memory squeeze, dropping packet.\n",
  1382. dev->name);
  1383. lp->stats.rx_dropped++;
  1384. break;
  1385. }
  1386. skb_reserve(skb, 2); /* 16 bit alignment */
  1387. data = skb_put(skb, pkt_len);
  1388. /* copy from receive buffer */
  1389. cur_bd = 0;
  1390. offset = 0;
  1391. while (offset < pkt_len && cur_bd < bd_count) {
  1392. int len = le32_to_cpu(lp->rfd_cur->bd[cur_bd].BDCtl) &
  1393. BD_BuffLength_MASK;
  1394. dma_addr_t dma = le32_to_cpu(lp->rfd_cur->bd[cur_bd].BuffData);
  1395. void *rxbuf = rxbuf_bus_to_virt(lp, dma);
  1396. if (offset + len > pkt_len)
  1397. len = pkt_len - offset;
  1398. #ifdef TC35815_DMA_SYNC_ONDEMAND
  1399. pci_dma_sync_single_for_cpu(lp->pci_dev,
  1400. dma, len,
  1401. PCI_DMA_FROMDEVICE);
  1402. #endif
  1403. memcpy(data + offset, rxbuf, len);
  1404. #ifdef TC35815_DMA_SYNC_ONDEMAND
  1405. pci_dma_sync_single_for_device(lp->pci_dev,
  1406. dma, len,
  1407. PCI_DMA_FROMDEVICE);
  1408. #endif
  1409. offset += len;
  1410. cur_bd++;
  1411. }
  1412. #else /* TC35815_USE_PACKEDBUFFER */
  1413. BUG_ON(bd_count > 1);
  1414. cur_bd = (le32_to_cpu(lp->rfd_cur->bd[0].BDCtl)
  1415. & BD_RxBDID_MASK) >> BD_RxBDID_SHIFT;
  1416. #ifdef DEBUG
  1417. if (cur_bd >= RX_BUF_NUM) {
  1418. printk("%s: invalid BDID.\n", dev->name);
  1419. panic_queues(dev);
  1420. }
  1421. BUG_ON(lp->rx_skbs[cur_bd].skb_dma !=
  1422. (le32_to_cpu(lp->rfd_cur->bd[0].BuffData) & ~3));
  1423. if (!lp->rx_skbs[cur_bd].skb) {
  1424. printk("%s: NULL skb.\n", dev->name);
  1425. panic_queues(dev);
  1426. }
  1427. #else
  1428. BUG_ON(cur_bd >= RX_BUF_NUM);
  1429. #endif
  1430. skb = lp->rx_skbs[cur_bd].skb;
  1431. prefetch(skb->data);
  1432. lp->rx_skbs[cur_bd].skb = NULL;
  1433. lp->fbl_count--;
  1434. pci_unmap_single(lp->pci_dev,
  1435. lp->rx_skbs[cur_bd].skb_dma,
  1436. RX_BUF_SIZE, PCI_DMA_FROMDEVICE);
  1437. if (!HAVE_DMA_RXALIGN(lp))
  1438. memmove(skb->data, skb->data - 2, pkt_len);
  1439. data = skb_put(skb, pkt_len);
  1440. #endif /* TC35815_USE_PACKEDBUFFER */
  1441. if (netif_msg_pktdata(lp))
  1442. print_eth(data);
  1443. skb->protocol = eth_type_trans(skb, dev);
  1444. #ifdef TC35815_NAPI
  1445. netif_receive_skb(skb);
  1446. received++;
  1447. #else
  1448. netif_rx(skb);
  1449. #endif
  1450. dev->last_rx = jiffies;
  1451. lp->stats.rx_packets++;
  1452. lp->stats.rx_bytes += pkt_len;
  1453. } else {
  1454. lp->stats.rx_errors++;
  1455. printk(KERN_DEBUG "%s: Rx error (status %x)\n",
  1456. dev->name, status & Rx_Stat_Mask);
  1457. /* WORKAROUND: LongErr and CRCErr means Overflow. */
  1458. if ((status & Rx_LongErr) && (status & Rx_CRCErr)) {
  1459. status &= ~(Rx_LongErr|Rx_CRCErr);
  1460. status |= Rx_Over;
  1461. }
  1462. if (status & Rx_LongErr) lp->stats.rx_length_errors++;
  1463. if (status & Rx_Over) lp->stats.rx_fifo_errors++;
  1464. if (status & Rx_CRCErr) lp->stats.rx_crc_errors++;
  1465. if (status & Rx_Align) lp->stats.rx_frame_errors++;
  1466. }
  1467. if (bd_count > 0) {
  1468. /* put Free Buffer back to controller */
  1469. int bdctl = le32_to_cpu(lp->rfd_cur->bd[bd_count - 1].BDCtl);
  1470. unsigned char id =
  1471. (bdctl & BD_RxBDID_MASK) >> BD_RxBDID_SHIFT;
  1472. #ifdef DEBUG
  1473. if (id >= RX_BUF_NUM) {
  1474. printk("%s: invalid BDID.\n", dev->name);
  1475. panic_queues(dev);
  1476. }
  1477. #else
  1478. BUG_ON(id >= RX_BUF_NUM);
  1479. #endif
  1480. /* free old buffers */
  1481. #ifdef TC35815_USE_PACKEDBUFFER
  1482. while (lp->fbl_curid != id)
  1483. #else
  1484. while (lp->fbl_count < RX_BUF_NUM)
  1485. #endif
  1486. {
  1487. #ifdef TC35815_USE_PACKEDBUFFER
  1488. unsigned char curid = lp->fbl_curid;
  1489. #else
  1490. unsigned char curid =
  1491. (id + 1 + lp->fbl_count) % RX_BUF_NUM;
  1492. #endif
  1493. struct BDesc *bd = &lp->fbl_ptr->bd[curid];
  1494. #ifdef DEBUG
  1495. bdctl = le32_to_cpu(bd->BDCtl);
  1496. if (bdctl & BD_CownsBD) {
  1497. printk("%s: Freeing invalid BD.\n",
  1498. dev->name);
  1499. panic_queues(dev);
  1500. }
  1501. #endif
  1502. /* pass BD to controller */
  1503. #ifndef TC35815_USE_PACKEDBUFFER
  1504. if (!lp->rx_skbs[curid].skb) {
  1505. lp->rx_skbs[curid].skb =
  1506. alloc_rxbuf_skb(dev,
  1507. lp->pci_dev,
  1508. &lp->rx_skbs[curid].skb_dma);
  1509. if (!lp->rx_skbs[curid].skb)
  1510. break; /* try on next reception */
  1511. bd->BuffData = cpu_to_le32(lp->rx_skbs[curid].skb_dma);
  1512. }
  1513. #endif /* TC35815_USE_PACKEDBUFFER */
  1514. /* Note: BDLength was modified by chip. */
  1515. bd->BDCtl = cpu_to_le32(BD_CownsBD |
  1516. (curid << BD_RxBDID_SHIFT) |
  1517. RX_BUF_SIZE);
  1518. #ifdef TC35815_USE_PACKEDBUFFER
  1519. lp->fbl_curid = (curid + 1) % RX_BUF_NUM;
  1520. if (netif_msg_rx_status(lp)) {
  1521. printk("%s: Entering new FBD %d\n",
  1522. dev->name, lp->fbl_curid);
  1523. dump_frfd(lp->fbl_ptr);
  1524. }
  1525. #else
  1526. lp->fbl_count++;
  1527. #endif
  1528. buf_free_count++;
  1529. }
  1530. }
  1531. /* put RxFD back to controller */
  1532. #ifdef DEBUG
  1533. next_rfd = fd_bus_to_virt(lp,
  1534. le32_to_cpu(lp->rfd_cur->fd.FDNext));
  1535. if (next_rfd < lp->rfd_base || next_rfd > lp->rfd_limit) {
  1536. printk("%s: RxFD FDNext invalid.\n", dev->name);
  1537. panic_queues(dev);
  1538. }
  1539. #endif
  1540. for (i = 0; i < (bd_count + 1) / 2 + 1; i++) {
  1541. /* pass FD to controller */
  1542. #ifdef DEBUG
  1543. lp->rfd_cur->fd.FDNext = cpu_to_le32(0xdeaddead);
  1544. #else
  1545. lp->rfd_cur->fd.FDNext = cpu_to_le32(FD_Next_EOL);
  1546. #endif
  1547. lp->rfd_cur->fd.FDCtl = cpu_to_le32(FD_CownsFD);
  1548. lp->rfd_cur++;
  1549. fd_free_count++;
  1550. }
  1551. if (lp->rfd_cur > lp->rfd_limit)
  1552. lp->rfd_cur = lp->rfd_base;
  1553. #ifdef DEBUG
  1554. if (lp->rfd_cur != next_rfd)
  1555. printk("rfd_cur = %p, next_rfd %p\n",
  1556. lp->rfd_cur, next_rfd);
  1557. #endif
  1558. }
  1559. /* re-enable BL/FDA Exhaust interrupts. */
  1560. if (fd_free_count) {
  1561. struct tc35815_regs __iomem *tr =
  1562. (struct tc35815_regs __iomem *)dev->base_addr;
  1563. u32 en, en_old = tc_readl(&tr->Int_En);
  1564. en = en_old | Int_FDAExEn;
  1565. if (buf_free_count)
  1566. en |= Int_BLExEn;
  1567. if (en != en_old)
  1568. tc_writel(en, &tr->Int_En);
  1569. }
  1570. #ifdef TC35815_NAPI
  1571. return received;
  1572. #endif
  1573. }
  1574. #ifdef TC35815_NAPI
  1575. static int tc35815_poll(struct napi_struct *napi, int budget)
  1576. {
  1577. struct tc35815_local *lp = container_of(napi, struct tc35815_local, napi);
  1578. struct net_device *dev = lp->dev;
  1579. struct tc35815_regs __iomem *tr =
  1580. (struct tc35815_regs __iomem *)dev->base_addr;
  1581. int received = 0, handled;
  1582. u32 status;
  1583. spin_lock(&lp->lock);
  1584. status = tc_readl(&tr->Int_Src);
  1585. do {
  1586. tc_writel(status, &tr->Int_Src); /* write to clear */
  1587. handled = tc35815_do_interrupt(dev, status, limit);
  1588. if (handled >= 0) {
  1589. received += handled;
  1590. if (received >= budget)
  1591. break;
  1592. }
  1593. status = tc_readl(&tr->Int_Src);
  1594. } while (status);
  1595. spin_unlock(&lp->lock);
  1596. if (received < budget) {
  1597. netif_rx_complete(dev, napi);
  1598. /* enable interrupts */
  1599. tc_writel(tc_readl(&tr->DMA_Ctl) & ~DMA_IntMask, &tr->DMA_Ctl);
  1600. }
  1601. return received;
  1602. }
  1603. #endif
  1604. #ifdef NO_CHECK_CARRIER
  1605. #define TX_STA_ERR (Tx_ExColl|Tx_Under|Tx_Defer|Tx_LateColl|Tx_TxPar|Tx_SQErr)
  1606. #else
  1607. #define TX_STA_ERR (Tx_ExColl|Tx_Under|Tx_Defer|Tx_NCarr|Tx_LateColl|Tx_TxPar|Tx_SQErr)
  1608. #endif
  1609. static void
  1610. tc35815_check_tx_stat(struct net_device *dev, int status)
  1611. {
  1612. struct tc35815_local *lp = dev->priv;
  1613. const char *msg = NULL;
  1614. /* count collisions */
  1615. if (status & Tx_ExColl)
  1616. lp->stats.collisions += 16;
  1617. if (status & Tx_TxColl_MASK)
  1618. lp->stats.collisions += status & Tx_TxColl_MASK;
  1619. #ifndef NO_CHECK_CARRIER
  1620. /* TX4939 does not have NCarr */
  1621. if (lp->boardtype == TC35815_TX4939)
  1622. status &= ~Tx_NCarr;
  1623. #ifdef WORKAROUND_LOSTCAR
  1624. /* WORKAROUND: ignore LostCrS in full duplex operation */
  1625. if ((lp->timer_state != asleep && lp->timer_state != lcheck)
  1626. || lp->fullduplex)
  1627. status &= ~Tx_NCarr;
  1628. #endif
  1629. #endif
  1630. if (!(status & TX_STA_ERR)) {
  1631. /* no error. */
  1632. lp->stats.tx_packets++;
  1633. return;
  1634. }
  1635. lp->stats.tx_errors++;
  1636. if (status & Tx_ExColl) {
  1637. lp->stats.tx_aborted_errors++;
  1638. msg = "Excessive Collision.";
  1639. }
  1640. if (status & Tx_Under) {
  1641. lp->stats.tx_fifo_errors++;
  1642. msg = "Tx FIFO Underrun.";
  1643. if (lp->lstats.tx_underrun < TX_THRESHOLD_KEEP_LIMIT) {
  1644. lp->lstats.tx_underrun++;
  1645. if (lp->lstats.tx_underrun >= TX_THRESHOLD_KEEP_LIMIT) {
  1646. struct tc35815_regs __iomem *tr =
  1647. (struct tc35815_regs __iomem *)dev->base_addr;
  1648. tc_writel(TX_THRESHOLD_MAX, &tr->TxThrsh);
  1649. msg = "Tx FIFO Underrun.Change Tx threshold to max.";
  1650. }
  1651. }
  1652. }
  1653. if (status & Tx_Defer) {
  1654. lp->stats.tx_fifo_errors++;
  1655. msg = "Excessive Deferral.";
  1656. }
  1657. #ifndef NO_CHECK_CARRIER
  1658. if (status & Tx_NCarr) {
  1659. lp->stats.tx_carrier_errors++;
  1660. msg = "Lost Carrier Sense.";
  1661. }
  1662. #endif
  1663. if (status & Tx_LateColl) {
  1664. lp->stats.tx_aborted_errors++;
  1665. msg = "Late Collision.";
  1666. }
  1667. if (status & Tx_TxPar) {
  1668. lp->stats.tx_fifo_errors++;
  1669. msg = "Transmit Parity Error.";
  1670. }
  1671. if (status & Tx_SQErr) {
  1672. lp->stats.tx_heartbeat_errors++;
  1673. msg = "Signal Quality Error.";
  1674. }
  1675. if (msg && netif_msg_tx_err(lp))
  1676. printk(KERN_WARNING "%s: %s (%#x)\n", dev->name, msg, status);
  1677. }
  1678. /* This handles TX complete events posted by the device
  1679. * via interrupts.
  1680. */
  1681. static void
  1682. tc35815_txdone(struct net_device *dev)
  1683. {
  1684. struct tc35815_local *lp = dev->priv;
  1685. struct TxFD *txfd;
  1686. unsigned int fdctl;
  1687. txfd = &lp->tfd_base[lp->tfd_end];
  1688. while (lp->tfd_start != lp->tfd_end &&
  1689. !((fdctl = le32_to_cpu(txfd->fd.FDCtl)) & FD_CownsFD)) {
  1690. int status = le32_to_cpu(txfd->fd.FDStat);
  1691. struct sk_buff *skb;
  1692. unsigned long fdnext = le32_to_cpu(txfd->fd.FDNext);
  1693. u32 fdsystem = le32_to_cpu(txfd->fd.FDSystem);
  1694. if (netif_msg_tx_done(lp)) {
  1695. printk("%s: complete TxFD.\n", dev->name);
  1696. dump_txfd(txfd);
  1697. }
  1698. tc35815_check_tx_stat(dev, status);
  1699. skb = fdsystem != 0xffffffff ?
  1700. lp->tx_skbs[fdsystem].skb : NULL;
  1701. #ifdef DEBUG
  1702. if (lp->tx_skbs[lp->tfd_end].skb != skb) {
  1703. printk("%s: tx_skbs mismatch.\n", dev->name);
  1704. panic_queues(dev);
  1705. }
  1706. #else
  1707. BUG_ON(lp->tx_skbs[lp->tfd_end].skb != skb);
  1708. #endif
  1709. if (skb) {
  1710. lp->stats.tx_bytes += skb->len;
  1711. pci_unmap_single(lp->pci_dev, lp->tx_skbs[lp->tfd_end].skb_dma, skb->len, PCI_DMA_TODEVICE);
  1712. lp->tx_skbs[lp->tfd_end].skb = NULL;
  1713. lp->tx_skbs[lp->tfd_end].skb_dma = 0;
  1714. #ifdef TC35815_NAPI
  1715. dev_kfree_skb_any(skb);
  1716. #else
  1717. dev_kfree_skb_irq(skb);
  1718. #endif
  1719. }
  1720. txfd->fd.FDSystem = cpu_to_le32(0xffffffff);
  1721. lp->tfd_end = (lp->tfd_end + 1) % TX_FD_NUM;
  1722. txfd = &lp->tfd_base[lp->tfd_end];
  1723. #ifdef DEBUG
  1724. if ((fdnext & ~FD_Next_EOL) != fd_virt_to_bus(lp, txfd)) {
  1725. printk("%s: TxFD FDNext invalid.\n", dev->name);
  1726. panic_queues(dev);
  1727. }
  1728. #endif
  1729. if (fdnext & FD_Next_EOL) {
  1730. /* DMA Transmitter has been stopping... */
  1731. if (lp->tfd_end != lp->tfd_start) {
  1732. struct tc35815_regs __iomem *tr =
  1733. (struct tc35815_regs __iomem *)dev->base_addr;
  1734. int head = (lp->tfd_start + TX_FD_NUM - 1) % TX_FD_NUM;
  1735. struct TxFD* txhead = &lp->tfd_base[head];
  1736. int qlen = (lp->tfd_start + TX_FD_NUM
  1737. - lp->tfd_end) % TX_FD_NUM;
  1738. #ifdef DEBUG
  1739. if (!(le32_to_cpu(txfd->fd.FDCtl) & FD_CownsFD)) {
  1740. printk("%s: TxFD FDCtl invalid.\n", dev->name);
  1741. panic_queues(dev);
  1742. }
  1743. #endif
  1744. /* log max queue length */
  1745. if (lp->lstats.max_tx_qlen < qlen)
  1746. lp->lstats.max_tx_qlen = qlen;
  1747. /* start DMA Transmitter again */
  1748. txhead->fd.FDNext |= cpu_to_le32(FD_Next_EOL);
  1749. #ifdef GATHER_TXINT
  1750. txhead->fd.FDCtl |= cpu_to_le32(FD_FrmOpt_IntTx);
  1751. #endif
  1752. if (netif_msg_tx_queued(lp)) {
  1753. printk("%s: start TxFD on queue.\n",
  1754. dev->name);
  1755. dump_txfd(txfd);
  1756. }
  1757. tc_writel(fd_virt_to_bus(lp, txfd), &tr->TxFrmPtr);
  1758. }
  1759. break;
  1760. }
  1761. }
  1762. /* If we had stopped the queue due to a "tx full"
  1763. * condition, and space has now been made available,
  1764. * wake up the queue.
  1765. */
  1766. if (netif_queue_stopped(dev) && ! tc35815_tx_full(dev))
  1767. netif_wake_queue(dev);
  1768. }
  1769. /* The inverse routine to tc35815_open(). */
  1770. static int
  1771. tc35815_close(struct net_device *dev)
  1772. {
  1773. struct tc35815_local *lp = dev->priv;
  1774. netif_stop_queue(dev);
  1775. #ifdef TC35815_NAPI
  1776. napi_disable(&lp->napi);
  1777. #endif
  1778. /* Flush the Tx and disable Rx here. */
  1779. del_timer(&lp->timer); /* Kill if running */
  1780. tc35815_chip_reset(dev);
  1781. free_irq(dev->irq, dev);
  1782. tc35815_free_queues(dev);
  1783. return 0;
  1784. }
  1785. /*
  1786. * Get the current statistics.
  1787. * This may be called with the card open or closed.
  1788. */
  1789. static struct net_device_stats *tc35815_get_stats(struct net_device *dev)
  1790. {
  1791. struct tc35815_local *lp = dev->priv;
  1792. struct tc35815_regs __iomem *tr =
  1793. (struct tc35815_regs __iomem *)dev->base_addr;
  1794. if (netif_running(dev)) {
  1795. /* Update the statistics from the device registers. */
  1796. lp->stats.rx_missed_errors = tc_readl(&tr->Miss_Cnt);
  1797. }
  1798. return &lp->stats;
  1799. }
  1800. static void tc35815_set_cam_entry(struct net_device *dev, int index, unsigned char *addr)
  1801. {
  1802. struct tc35815_local *lp = dev->priv;
  1803. struct tc35815_regs __iomem *tr =
  1804. (struct tc35815_regs __iomem *)dev->base_addr;
  1805. int cam_index = index * 6;
  1806. u32 cam_data;
  1807. u32 saved_addr;
  1808. saved_addr = tc_readl(&tr->CAM_Adr);
  1809. if (netif_msg_hw(lp)) {
  1810. int i;
  1811. printk(KERN_DEBUG "%s: CAM %d:", dev->name, index);
  1812. for (i = 0; i < 6; i++)
  1813. printk(" %02x", addr[i]);
  1814. printk("\n");
  1815. }
  1816. if (index & 1) {
  1817. /* read modify write */
  1818. tc_writel(cam_index - 2, &tr->CAM_Adr);
  1819. cam_data = tc_readl(&tr->CAM_Data) & 0xffff0000;
  1820. cam_data |= addr[0] << 8 | addr[1];
  1821. tc_writel(cam_data, &tr->CAM_Data);
  1822. /* write whole word */
  1823. tc_writel(cam_index + 2, &tr->CAM_Adr);
  1824. cam_data = (addr[2] << 24) | (addr[3] << 16) | (addr[4] << 8) | addr[5];
  1825. tc_writel(cam_data, &tr->CAM_Data);
  1826. } else {
  1827. /* write whole word */
  1828. tc_writel(cam_index, &tr->CAM_Adr);
  1829. cam_data = (addr[0] << 24) | (addr[1] << 16) | (addr[2] << 8) | addr[3];
  1830. tc_writel(cam_data, &tr->CAM_Data);
  1831. /* read modify write */
  1832. tc_writel(cam_index + 4, &tr->CAM_Adr);
  1833. cam_data = tc_readl(&tr->CAM_Data) & 0x0000ffff;
  1834. cam_data |= addr[4] << 24 | (addr[5] << 16);
  1835. tc_writel(cam_data, &tr->CAM_Data);
  1836. }
  1837. tc_writel(saved_addr, &tr->CAM_Adr);
  1838. }
  1839. /*
  1840. * Set or clear the multicast filter for this adaptor.
  1841. * num_addrs == -1 Promiscuous mode, receive all packets
  1842. * num_addrs == 0 Normal mode, clear multicast list
  1843. * num_addrs > 0 Multicast mode, receive normal and MC packets,
  1844. * and do best-effort filtering.
  1845. */
  1846. static void
  1847. tc35815_set_multicast_list(struct net_device *dev)
  1848. {
  1849. struct tc35815_regs __iomem *tr =
  1850. (struct tc35815_regs __iomem *)dev->base_addr;
  1851. if (dev->flags&IFF_PROMISC)
  1852. {
  1853. #ifdef WORKAROUND_100HALF_PROMISC
  1854. /* With some (all?) 100MHalf HUB, controller will hang
  1855. * if we enabled promiscuous mode before linkup... */
  1856. struct tc35815_local *lp = dev->priv;
  1857. int pid = lp->phy_addr;
  1858. if (!(tc_mdio_read(dev, pid, MII_BMSR) & BMSR_LSTATUS))
  1859. return;
  1860. #endif
  1861. /* Enable promiscuous mode */
  1862. tc_writel(CAM_CompEn | CAM_BroadAcc | CAM_GroupAcc | CAM_StationAcc, &tr->CAM_Ctl);
  1863. }
  1864. else if((dev->flags&IFF_ALLMULTI) || dev->mc_count > CAM_ENTRY_MAX - 3)
  1865. {
  1866. /* CAM 0, 1, 20 are reserved. */
  1867. /* Disable promiscuous mode, use normal mode. */
  1868. tc_writel(CAM_CompEn | CAM_BroadAcc | CAM_GroupAcc, &tr->CAM_Ctl);
  1869. }
  1870. else if(dev->mc_count)
  1871. {
  1872. struct dev_mc_list* cur_addr = dev->mc_list;
  1873. int i;
  1874. int ena_bits = CAM_Ena_Bit(CAM_ENTRY_SOURCE);
  1875. tc_writel(0, &tr->CAM_Ctl);
  1876. /* Walk the address list, and load the filter */
  1877. for (i = 0; i < dev->mc_count; i++, cur_addr = cur_addr->next) {
  1878. if (!cur_addr)
  1879. break;
  1880. /* entry 0,1 is reserved. */
  1881. tc35815_set_cam_entry(dev, i + 2, cur_addr->dmi_addr);
  1882. ena_bits |= CAM_Ena_Bit(i + 2);
  1883. }
  1884. tc_writel(ena_bits, &tr->CAM_Ena);
  1885. tc_writel(CAM_CompEn | CAM_BroadAcc, &tr->CAM_Ctl);
  1886. }
  1887. else {
  1888. tc_writel(CAM_Ena_Bit(CAM_ENTRY_SOURCE), &tr->CAM_Ena);
  1889. tc_writel(CAM_CompEn | CAM_BroadAcc, &tr->CAM_Ctl);
  1890. }
  1891. }
  1892. static void tc35815_get_drvinfo(struct net_device *dev, struct ethtool_drvinfo *info)
  1893. {
  1894. struct tc35815_local *lp = dev->priv;
  1895. strcpy(info->driver, MODNAME);
  1896. strcpy(info->version, DRV_VERSION);
  1897. strcpy(info->bus_info, pci_name(lp->pci_dev));
  1898. }
  1899. static int tc35815_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
  1900. {
  1901. struct tc35815_local *lp = dev->priv;
  1902. spin_lock_irq(&lp->lock);
  1903. mii_ethtool_gset(&lp->mii, cmd);
  1904. spin_unlock_irq(&lp->lock);
  1905. return 0;
  1906. }
  1907. static int tc35815_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
  1908. {
  1909. struct tc35815_local *lp = dev->priv;
  1910. int rc;
  1911. #if 1 /* use our negotiation method... */
  1912. /* Verify the settings we care about. */
  1913. if (cmd->autoneg != AUTONEG_ENABLE &&
  1914. cmd->autoneg != AUTONEG_DISABLE)
  1915. return -EINVAL;
  1916. if (cmd->autoneg == AUTONEG_DISABLE &&
  1917. ((cmd->speed != SPEED_100 &&
  1918. cmd->speed != SPEED_10) ||
  1919. (cmd->duplex != DUPLEX_HALF &&
  1920. cmd->duplex != DUPLEX_FULL)))
  1921. return -EINVAL;
  1922. /* Ok, do it to it. */
  1923. spin_lock_irq(&lp->lock);
  1924. del_timer(&lp->timer);
  1925. tc35815_start_auto_negotiation(dev, cmd);
  1926. spin_unlock_irq(&lp->lock);
  1927. rc = 0;
  1928. #else
  1929. spin_lock_irq(&lp->lock);
  1930. rc = mii_ethtool_sset(&lp->mii, cmd);
  1931. spin_unlock_irq(&lp->lock);
  1932. #endif
  1933. return rc;
  1934. }
  1935. static int tc35815_nway_reset(struct net_device *dev)
  1936. {
  1937. struct tc35815_local *lp = dev->priv;
  1938. int rc;
  1939. spin_lock_irq(&lp->lock);
  1940. rc = mii_nway_restart(&lp->mii);
  1941. spin_unlock_irq(&lp->lock);
  1942. return rc;
  1943. }
  1944. static u32 tc35815_get_link(struct net_device *dev)
  1945. {
  1946. struct tc35815_local *lp = dev->priv;
  1947. int rc;
  1948. spin_lock_irq(&lp->lock);
  1949. rc = mii_link_ok(&lp->mii);
  1950. spin_unlock_irq(&lp->lock);
  1951. return rc;
  1952. }
  1953. static u32 tc35815_get_msglevel(struct net_device *dev)
  1954. {
  1955. struct tc35815_local *lp = dev->priv;
  1956. return lp->msg_enable;
  1957. }
  1958. static void tc35815_set_msglevel(struct net_device *dev, u32 datum)
  1959. {
  1960. struct tc35815_local *lp = dev->priv;
  1961. lp->msg_enable = datum;
  1962. }
  1963. static int tc35815_get_sset_count(struct net_device *dev, int sset)
  1964. {
  1965. struct tc35815_local *lp = dev->priv;
  1966. switch (sset) {
  1967. case ETH_SS_STATS:
  1968. return sizeof(lp->lstats) / sizeof(int);
  1969. default:
  1970. return -EOPNOTSUPP;
  1971. }
  1972. }
  1973. static void tc35815_get_ethtool_stats(struct net_device *dev, struct ethtool_stats *stats, u64 *data)
  1974. {
  1975. struct tc35815_local *lp = dev->priv;
  1976. data[0] = lp->lstats.max_tx_qlen;
  1977. data[1] = lp->lstats.tx_ints;
  1978. data[2] = lp->lstats.rx_ints;
  1979. data[3] = lp->lstats.tx_underrun;
  1980. }
  1981. static struct {
  1982. const char str[ETH_GSTRING_LEN];
  1983. } ethtool_stats_keys[] = {
  1984. { "max_tx_qlen" },
  1985. { "tx_ints" },
  1986. { "rx_ints" },
  1987. { "tx_underrun" },
  1988. };
  1989. static void tc35815_get_strings(struct net_device *dev, u32 stringset, u8 *data)
  1990. {
  1991. memcpy(data, ethtool_stats_keys, sizeof(ethtool_stats_keys));
  1992. }
  1993. static const struct ethtool_ops tc35815_ethtool_ops = {
  1994. .get_drvinfo = tc35815_get_drvinfo,
  1995. .get_settings = tc35815_get_settings,
  1996. .set_settings = tc35815_set_settings,
  1997. .nway_reset = tc35815_nway_reset,
  1998. .get_link = tc35815_get_link,
  1999. .get_msglevel = tc35815_get_msglevel,
  2000. .set_msglevel = tc35815_set_msglevel,
  2001. .get_strings = tc35815_get_strings,
  2002. .get_sset_count = tc35815_get_sset_count,
  2003. .get_ethtool_stats = tc35815_get_ethtool_stats,
  2004. };
  2005. static int tc35815_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
  2006. {
  2007. struct tc35815_local *lp = dev->priv;
  2008. int rc;
  2009. if (!netif_running(dev))
  2010. return -EINVAL;
  2011. spin_lock_irq(&lp->lock);
  2012. rc = generic_mii_ioctl(&lp->mii, if_mii(rq), cmd, NULL);
  2013. spin_unlock_irq(&lp->lock);
  2014. return rc;
  2015. }
  2016. static int tc_mdio_read(struct net_device *dev, int phy_id, int location)
  2017. {
  2018. struct tc35815_regs __iomem *tr =
  2019. (struct tc35815_regs __iomem *)dev->base_addr;
  2020. u32 data;
  2021. tc_writel(MD_CA_Busy | (phy_id << 5) | location, &tr->MD_CA);
  2022. while (tc_readl(&tr->MD_CA) & MD_CA_Busy)
  2023. ;
  2024. data = tc_readl(&tr->MD_Data);
  2025. return data & 0xffff;
  2026. }
  2027. static void tc_mdio_write(struct net_device *dev, int phy_id, int location,
  2028. int val)
  2029. {
  2030. struct tc35815_regs __iomem *tr =
  2031. (struct tc35815_regs __iomem *)dev->base_addr;
  2032. tc_writel(val, &tr->MD_Data);
  2033. tc_writel(MD_CA_Busy | MD_CA_Wr | (phy_id << 5) | location, &tr->MD_CA);
  2034. while (tc_readl(&tr->MD_CA) & MD_CA_Busy)
  2035. ;
  2036. }
  2037. /* Auto negotiation. The scheme is very simple. We have a timer routine
  2038. * that keeps watching the auto negotiation process as it progresses.
  2039. * The DP83840 is first told to start doing it's thing, we set up the time
  2040. * and place the timer state machine in it's initial state.
  2041. *
  2042. * Here the timer peeks at the DP83840 status registers at each click to see
  2043. * if the auto negotiation has completed, we assume here that the DP83840 PHY
  2044. * will time out at some point and just tell us what (didn't) happen. For
  2045. * complete coverage we only allow so many of the ticks at this level to run,
  2046. * when this has expired we print a warning message and try another strategy.
  2047. * This "other" strategy is to force the interface into various speed/duplex
  2048. * configurations and we stop when we see a link-up condition before the
  2049. * maximum number of "peek" ticks have occurred.
  2050. *
  2051. * Once a valid link status has been detected we configure the BigMAC and
  2052. * the rest of the Happy Meal to speak the most efficient protocol we could
  2053. * get a clean link for. The priority for link configurations, highest first
  2054. * is:
  2055. * 100 Base-T Full Duplex
  2056. * 100 Base-T Half Duplex
  2057. * 10 Base-T Full Duplex
  2058. * 10 Base-T Half Duplex
  2059. *
  2060. * We start a new timer now, after a successful auto negotiation status has
  2061. * been detected. This timer just waits for the link-up bit to get set in
  2062. * the BMCR of the DP83840. When this occurs we print a kernel log message
  2063. * describing the link type in use and the fact that it is up.
  2064. *
  2065. * If a fatal error of some sort is signalled and detected in the interrupt
  2066. * service routine, and the chip is reset, or the link is ifconfig'd down
  2067. * and then back up, this entire process repeats itself all over again.
  2068. */
  2069. /* Note: Above comments are come from sunhme driver. */
  2070. static int tc35815_try_next_permutation(struct net_device *dev)
  2071. {
  2072. struct tc35815_local *lp = dev->priv;
  2073. int pid = lp->phy_addr;
  2074. unsigned short bmcr;
  2075. bmcr = tc_mdio_read(dev, pid, MII_BMCR);
  2076. /* Downgrade from full to half duplex. Only possible via ethtool. */
  2077. if (bmcr & BMCR_FULLDPLX) {
  2078. bmcr &= ~BMCR_FULLDPLX;
  2079. printk(KERN_DEBUG "%s: try next permutation (BMCR %x)\n", dev->name, bmcr);
  2080. tc_mdio_write(dev, pid, MII_BMCR, bmcr);
  2081. return 0;
  2082. }
  2083. /* Downgrade from 100 to 10. */
  2084. if (bmcr & BMCR_SPEED100) {
  2085. bmcr &= ~BMCR_SPEED100;
  2086. printk(KERN_DEBUG "%s: try next permutation (BMCR %x)\n", dev->name, bmcr);
  2087. tc_mdio_write(dev, pid, MII_BMCR, bmcr);
  2088. return 0;
  2089. }
  2090. /* We've tried everything. */
  2091. return -1;
  2092. }
  2093. static void
  2094. tc35815_display_link_mode(struct net_device *dev)
  2095. {
  2096. struct tc35815_local *lp = dev->priv;
  2097. int pid = lp->phy_addr;
  2098. unsigned short lpa, bmcr;
  2099. char *speed = "", *duplex = "";
  2100. lpa = tc_mdio_read(dev, pid, MII_LPA);
  2101. bmcr = tc_mdio_read(dev, pid, MII_BMCR);
  2102. if (options.speed ? (bmcr & BMCR_SPEED100) : (lpa & (LPA_100HALF | LPA_100FULL)))
  2103. speed = "100Mb/s";
  2104. else
  2105. speed = "10Mb/s";
  2106. if (options.duplex ? (bmcr & BMCR_FULLDPLX) : (lpa & (LPA_100FULL | LPA_10FULL)))
  2107. duplex = "Full Duplex";
  2108. else
  2109. duplex = "Half Duplex";
  2110. if (netif_msg_link(lp))
  2111. printk(KERN_INFO "%s: Link is up at %s, %s.\n",
  2112. dev->name, speed, duplex);
  2113. printk(KERN_DEBUG "%s: MII BMCR %04x BMSR %04x LPA %04x\n",
  2114. dev->name,
  2115. bmcr, tc_mdio_read(dev, pid, MII_BMSR), lpa);
  2116. }
  2117. static void tc35815_display_forced_link_mode(struct net_device *dev)
  2118. {
  2119. struct tc35815_local *lp = dev->priv;
  2120. int pid = lp->phy_addr;
  2121. unsigned short bmcr;
  2122. char *speed = "", *duplex = "";
  2123. bmcr = tc_mdio_read(dev, pid, MII_BMCR);
  2124. if (bmcr & BMCR_SPEED100)
  2125. speed = "100Mb/s";
  2126. else
  2127. speed = "10Mb/s";
  2128. if (bmcr & BMCR_FULLDPLX)
  2129. duplex = "Full Duplex.\n";
  2130. else
  2131. duplex = "Half Duplex.\n";
  2132. if (netif_msg_link(lp))
  2133. printk(KERN_INFO "%s: Link has been forced up at %s, %s",
  2134. dev->name, speed, duplex);
  2135. }
  2136. static void tc35815_set_link_modes(struct net_device *dev)
  2137. {
  2138. struct tc35815_local *lp = dev->priv;
  2139. struct tc35815_regs __iomem *tr =
  2140. (struct tc35815_regs __iomem *)dev->base_addr;
  2141. int pid = lp->phy_addr;
  2142. unsigned short bmcr, lpa;
  2143. int speed;
  2144. if (lp->timer_state == arbwait) {
  2145. lpa = tc_mdio_read(dev, pid, MII_LPA);
  2146. bmcr = tc_mdio_read(dev, pid, MII_BMCR);
  2147. printk(KERN_DEBUG "%s: MII BMCR %04x BMSR %04x LPA %04x\n",
  2148. dev->name,
  2149. bmcr, tc_mdio_read(dev, pid, MII_BMSR), lpa);
  2150. if (!(lpa & (LPA_10HALF | LPA_10FULL |
  2151. LPA_100HALF | LPA_100FULL))) {
  2152. /* fall back to 10HALF */
  2153. printk(KERN_INFO "%s: bad ability %04x - falling back to 10HD.\n",
  2154. dev->name, lpa);
  2155. lpa = LPA_10HALF;
  2156. }
  2157. if (options.duplex ? (bmcr & BMCR_FULLDPLX) : (lpa & (LPA_100FULL | LPA_10FULL)))
  2158. lp->fullduplex = 1;
  2159. else
  2160. lp->fullduplex = 0;
  2161. if (options.speed ? (bmcr & BMCR_SPEED100) : (lpa & (LPA_100HALF | LPA_100FULL)))
  2162. speed = 100;
  2163. else
  2164. speed = 10;
  2165. } else {
  2166. /* Forcing a link mode. */
  2167. bmcr = tc_mdio_read(dev, pid, MII_BMCR);
  2168. if (bmcr & BMCR_FULLDPLX)
  2169. lp->fullduplex = 1;
  2170. else
  2171. lp->fullduplex = 0;
  2172. if (bmcr & BMCR_SPEED100)
  2173. speed = 100;
  2174. else
  2175. speed = 10;
  2176. }
  2177. tc_writel(tc_readl(&tr->MAC_Ctl) | MAC_HaltReq, &tr->MAC_Ctl);
  2178. if (lp->fullduplex) {
  2179. tc_writel(tc_readl(&tr->MAC_Ctl) | MAC_FullDup, &tr->MAC_Ctl);
  2180. } else {
  2181. tc_writel(tc_readl(&tr->MAC_Ctl) & ~MAC_FullDup, &tr->MAC_Ctl);
  2182. }
  2183. tc_writel(tc_readl(&tr->MAC_Ctl) & ~MAC_HaltReq, &tr->MAC_Ctl);
  2184. /* TX4939 PCFG.SPEEDn bit will be changed on NETDEV_CHANGE event. */
  2185. #ifndef NO_CHECK_CARRIER
  2186. /* TX4939 does not have EnLCarr */
  2187. if (lp->boardtype != TC35815_TX4939) {
  2188. #ifdef WORKAROUND_LOSTCAR
  2189. /* WORKAROUND: enable LostCrS only if half duplex operation */
  2190. if (!lp->fullduplex && lp->boardtype != TC35815_TX4939)
  2191. tc_writel(tc_readl(&tr->Tx_Ctl) | Tx_EnLCarr, &tr->Tx_Ctl);
  2192. #endif
  2193. }
  2194. #endif
  2195. lp->mii.full_duplex = lp->fullduplex;
  2196. }
  2197. static void tc35815_timer(unsigned long data)
  2198. {
  2199. struct net_device *dev = (struct net_device *)data;
  2200. struct tc35815_local *lp = dev->priv;
  2201. int pid = lp->phy_addr;
  2202. unsigned short bmsr, bmcr, lpa;
  2203. int restart_timer = 0;
  2204. spin_lock_irq(&lp->lock);
  2205. lp->timer_ticks++;
  2206. switch (lp->timer_state) {
  2207. case arbwait:
  2208. /*
  2209. * Only allow for 5 ticks, thats 10 seconds and much too
  2210. * long to wait for arbitration to complete.
  2211. */
  2212. /* TC35815 need more times... */
  2213. if (lp->timer_ticks >= 10) {
  2214. /* Enter force mode. */
  2215. if (!options.doforce) {
  2216. printk(KERN_NOTICE "%s: Auto-Negotiation unsuccessful,"
  2217. " cable probblem?\n", dev->name);
  2218. /* Try to restart the adaptor. */
  2219. tc35815_restart(dev);
  2220. goto out;
  2221. }
  2222. printk(KERN_NOTICE "%s: Auto-Negotiation unsuccessful,"
  2223. " trying force link mode\n", dev->name);
  2224. printk(KERN_DEBUG "%s: BMCR %x BMSR %x\n", dev->name,
  2225. tc_mdio_read(dev, pid, MII_BMCR),
  2226. tc_mdio_read(dev, pid, MII_BMSR));
  2227. bmcr = BMCR_SPEED100;
  2228. tc_mdio_write(dev, pid, MII_BMCR, bmcr);
  2229. /*
  2230. * OK, seems we need do disable the transceiver
  2231. * for the first tick to make sure we get an
  2232. * accurate link state at the second tick.
  2233. */
  2234. lp->timer_state = ltrywait;
  2235. lp->timer_ticks = 0;
  2236. restart_timer = 1;
  2237. } else {
  2238. /* Anything interesting happen? */
  2239. bmsr = tc_mdio_read(dev, pid, MII_BMSR);
  2240. if (bmsr & BMSR_ANEGCOMPLETE) {
  2241. /* Just what we've been waiting for... */
  2242. tc35815_set_link_modes(dev);
  2243. /*
  2244. * Success, at least so far, advance our state
  2245. * engine.
  2246. */
  2247. lp->timer_state = lupwait;
  2248. restart_timer = 1;
  2249. } else {
  2250. restart_timer = 1;
  2251. }
  2252. }
  2253. break;
  2254. case lupwait:
  2255. /*
  2256. * Auto negotiation was successful and we are awaiting a
  2257. * link up status. I have decided to let this timer run
  2258. * forever until some sort of error is signalled, reporting
  2259. * a message to the user at 10 second intervals.
  2260. */
  2261. bmsr = tc_mdio_read(dev, pid, MII_BMSR);
  2262. if (bmsr & BMSR_LSTATUS) {
  2263. /*
  2264. * Wheee, it's up, display the link mode in use and put
  2265. * the timer to sleep.
  2266. */
  2267. tc35815_display_link_mode(dev);
  2268. netif_carrier_on(dev);
  2269. #ifdef WORKAROUND_100HALF_PROMISC
  2270. /* delayed promiscuous enabling */
  2271. if (dev->flags & IFF_PROMISC)
  2272. tc35815_set_multicast_list(dev);
  2273. #endif
  2274. #if 1
  2275. lp->saved_lpa = tc_mdio_read(dev, pid, MII_LPA);
  2276. lp->timer_state = lcheck;
  2277. restart_timer = 1;
  2278. #else
  2279. lp->timer_state = asleep;
  2280. restart_timer = 0;
  2281. #endif
  2282. } else {
  2283. if (lp->timer_ticks >= 10) {
  2284. printk(KERN_NOTICE "%s: Auto negotiation successful, link still "
  2285. "not completely up.\n", dev->name);
  2286. lp->timer_ticks = 0;
  2287. restart_timer = 1;
  2288. } else {
  2289. restart_timer = 1;
  2290. }
  2291. }
  2292. break;
  2293. case ltrywait:
  2294. /*
  2295. * Making the timeout here too long can make it take
  2296. * annoyingly long to attempt all of the link mode
  2297. * permutations, but then again this is essentially
  2298. * error recovery code for the most part.
  2299. */
  2300. bmsr = tc_mdio_read(dev, pid, MII_BMSR);
  2301. bmcr = tc_mdio_read(dev, pid, MII_BMCR);
  2302. if (lp->timer_ticks == 1) {
  2303. /*
  2304. * Re-enable transceiver, we'll re-enable the
  2305. * transceiver next tick, then check link state
  2306. * on the following tick.
  2307. */
  2308. restart_timer = 1;
  2309. break;
  2310. }
  2311. if (lp->timer_ticks == 2) {
  2312. restart_timer = 1;
  2313. break;
  2314. }
  2315. if (bmsr & BMSR_LSTATUS) {
  2316. /* Force mode selection success. */
  2317. tc35815_display_forced_link_mode(dev);
  2318. netif_carrier_on(dev);
  2319. tc35815_set_link_modes(dev);
  2320. #ifdef WORKAROUND_100HALF_PROMISC
  2321. /* delayed promiscuous enabling */
  2322. if (dev->flags & IFF_PROMISC)
  2323. tc35815_set_multicast_list(dev);
  2324. #endif
  2325. #if 1
  2326. lp->saved_lpa = tc_mdio_read(dev, pid, MII_LPA);
  2327. lp->timer_state = lcheck;
  2328. restart_timer = 1;
  2329. #else
  2330. lp->timer_state = asleep;
  2331. restart_timer = 0;
  2332. #endif
  2333. } else {
  2334. if (lp->timer_ticks >= 4) { /* 6 seconds or so... */
  2335. int ret;
  2336. ret = tc35815_try_next_permutation(dev);
  2337. if (ret == -1) {
  2338. /*
  2339. * Aieee, tried them all, reset the
  2340. * chip and try all over again.
  2341. */
  2342. printk(KERN_NOTICE "%s: Link down, "
  2343. "cable problem?\n",
  2344. dev->name);
  2345. /* Try to restart the adaptor. */
  2346. tc35815_restart(dev);
  2347. goto out;
  2348. }
  2349. lp->timer_ticks = 0;
  2350. restart_timer = 1;
  2351. } else {
  2352. restart_timer = 1;
  2353. }
  2354. }
  2355. break;
  2356. case lcheck:
  2357. bmcr = tc_mdio_read(dev, pid, MII_BMCR);
  2358. lpa = tc_mdio_read(dev, pid, MII_LPA);
  2359. if (bmcr & (BMCR_PDOWN | BMCR_ISOLATE | BMCR_RESET)) {
  2360. printk(KERN_ERR "%s: PHY down? (BMCR %x)\n", dev->name,
  2361. bmcr);
  2362. } else if ((lp->saved_lpa ^ lpa) &
  2363. (LPA_100FULL|LPA_100HALF|LPA_10FULL|LPA_10HALF)) {
  2364. printk(KERN_NOTICE "%s: link status changed"
  2365. " (BMCR %x LPA %x->%x)\n", dev->name,
  2366. bmcr, lp->saved_lpa, lpa);
  2367. } else {
  2368. /* go on */
  2369. restart_timer = 1;
  2370. break;
  2371. }
  2372. /* Try to restart the adaptor. */
  2373. tc35815_restart(dev);
  2374. goto out;
  2375. case asleep:
  2376. default:
  2377. /* Can't happens.... */
  2378. printk(KERN_ERR "%s: Aieee, link timer is asleep but we got "
  2379. "one anyways!\n", dev->name);
  2380. restart_timer = 0;
  2381. lp->timer_ticks = 0;
  2382. lp->timer_state = asleep; /* foo on you */
  2383. break;
  2384. }
  2385. if (restart_timer) {
  2386. lp->timer.expires = jiffies + msecs_to_jiffies(1200);
  2387. add_timer(&lp->timer);
  2388. }
  2389. out:
  2390. spin_unlock_irq(&lp->lock);
  2391. }
  2392. static void tc35815_start_auto_negotiation(struct net_device *dev,
  2393. struct ethtool_cmd *ep)
  2394. {
  2395. struct tc35815_local *lp = dev->priv;
  2396. int pid = lp->phy_addr;
  2397. unsigned short bmsr, bmcr, advertize;
  2398. int timeout;
  2399. netif_carrier_off(dev);
  2400. bmsr = tc_mdio_read(dev, pid, MII_BMSR);
  2401. bmcr = tc_mdio_read(dev, pid, MII_BMCR);
  2402. advertize = tc_mdio_read(dev, pid, MII_ADVERTISE);
  2403. if (ep == NULL || ep->autoneg == AUTONEG_ENABLE) {
  2404. if (options.speed || options.duplex) {
  2405. /* Advertise only specified configuration. */
  2406. advertize &= ~(ADVERTISE_10HALF |
  2407. ADVERTISE_10FULL |
  2408. ADVERTISE_100HALF |
  2409. ADVERTISE_100FULL);
  2410. if (options.speed != 10) {
  2411. if (options.duplex != 1)
  2412. advertize |= ADVERTISE_100FULL;
  2413. if (options.duplex != 2)
  2414. advertize |= ADVERTISE_100HALF;
  2415. }
  2416. if (options.speed != 100) {
  2417. if (options.duplex != 1)
  2418. advertize |= ADVERTISE_10FULL;
  2419. if (options.duplex != 2)
  2420. advertize |= ADVERTISE_10HALF;
  2421. }
  2422. if (options.speed == 100)
  2423. bmcr |= BMCR_SPEED100;
  2424. else if (options.speed == 10)
  2425. bmcr &= ~BMCR_SPEED100;
  2426. if (options.duplex == 2)
  2427. bmcr |= BMCR_FULLDPLX;
  2428. else if (options.duplex == 1)
  2429. bmcr &= ~BMCR_FULLDPLX;
  2430. } else {
  2431. /* Advertise everything we can support. */
  2432. if (bmsr & BMSR_10HALF)
  2433. advertize |= ADVERTISE_10HALF;
  2434. else
  2435. advertize &= ~ADVERTISE_10HALF;
  2436. if (bmsr & BMSR_10FULL)
  2437. advertize |= ADVERTISE_10FULL;
  2438. else
  2439. advertize &= ~ADVERTISE_10FULL;
  2440. if (bmsr & BMSR_100HALF)
  2441. advertize |= ADVERTISE_100HALF;
  2442. else
  2443. advertize &= ~ADVERTISE_100HALF;
  2444. if (bmsr & BMSR_100FULL)
  2445. advertize |= ADVERTISE_100FULL;
  2446. else
  2447. advertize &= ~ADVERTISE_100FULL;
  2448. }
  2449. tc_mdio_write(dev, pid, MII_ADVERTISE, advertize);
  2450. /* Enable Auto-Negotiation, this is usually on already... */
  2451. bmcr |= BMCR_ANENABLE;
  2452. tc_mdio_write(dev, pid, MII_BMCR, bmcr);
  2453. /* Restart it to make sure it is going. */
  2454. bmcr |= BMCR_ANRESTART;
  2455. tc_mdio_write(dev, pid, MII_BMCR, bmcr);
  2456. printk(KERN_DEBUG "%s: ADVERTISE %x BMCR %x\n", dev->name, advertize, bmcr);
  2457. /* BMCR_ANRESTART self clears when the process has begun. */
  2458. timeout = 64; /* More than enough. */
  2459. while (--timeout) {
  2460. bmcr = tc_mdio_read(dev, pid, MII_BMCR);
  2461. if (!(bmcr & BMCR_ANRESTART))
  2462. break; /* got it. */
  2463. udelay(10);
  2464. }
  2465. if (!timeout) {
  2466. printk(KERN_ERR "%s: TC35815 would not start auto "
  2467. "negotiation BMCR=0x%04x\n",
  2468. dev->name, bmcr);
  2469. printk(KERN_NOTICE "%s: Performing force link "
  2470. "detection.\n", dev->name);
  2471. goto force_link;
  2472. } else {
  2473. printk(KERN_DEBUG "%s: auto negotiation started.\n", dev->name);
  2474. lp->timer_state = arbwait;
  2475. }
  2476. } else {
  2477. force_link:
  2478. /* Force the link up, trying first a particular mode.
  2479. * Either we are here at the request of ethtool or
  2480. * because the Happy Meal would not start to autoneg.
  2481. */
  2482. /* Disable auto-negotiation in BMCR, enable the duplex and
  2483. * speed setting, init the timer state machine, and fire it off.
  2484. */
  2485. if (ep == NULL || ep->autoneg == AUTONEG_ENABLE) {
  2486. bmcr = BMCR_SPEED100;
  2487. } else {
  2488. if (ep->speed == SPEED_100)
  2489. bmcr = BMCR_SPEED100;
  2490. else
  2491. bmcr = 0;
  2492. if (ep->duplex == DUPLEX_FULL)
  2493. bmcr |= BMCR_FULLDPLX;
  2494. }
  2495. tc_mdio_write(dev, pid, MII_BMCR, bmcr);
  2496. /* OK, seems we need do disable the transceiver for the first
  2497. * tick to make sure we get an accurate link state at the
  2498. * second tick.
  2499. */
  2500. lp->timer_state = ltrywait;
  2501. }
  2502. del_timer(&lp->timer);
  2503. lp->timer_ticks = 0;
  2504. lp->timer.expires = jiffies + msecs_to_jiffies(1200);
  2505. add_timer(&lp->timer);
  2506. }
  2507. static void tc35815_find_phy(struct net_device *dev)
  2508. {
  2509. struct tc35815_local *lp = dev->priv;
  2510. int pid = lp->phy_addr;
  2511. unsigned short id0;
  2512. /* find MII phy */
  2513. for (pid = 31; pid >= 0; pid--) {
  2514. id0 = tc_mdio_read(dev, pid, MII_BMSR);
  2515. if (id0 != 0xffff && id0 != 0x0000 &&
  2516. (id0 & BMSR_RESV) != (0xffff & BMSR_RESV) /* paranoia? */
  2517. ) {
  2518. lp->phy_addr = pid;
  2519. break;
  2520. }
  2521. }
  2522. if (pid < 0) {
  2523. printk(KERN_ERR "%s: No MII Phy found.\n",
  2524. dev->name);
  2525. lp->phy_addr = pid = 0;
  2526. }
  2527. lp->mii_id[0] = tc_mdio_read(dev, pid, MII_PHYSID1);
  2528. lp->mii_id[1] = tc_mdio_read(dev, pid, MII_PHYSID2);
  2529. if (netif_msg_hw(lp))
  2530. printk(KERN_INFO "%s: PHY(%02x) ID %04x %04x\n", dev->name,
  2531. pid, lp->mii_id[0], lp->mii_id[1]);
  2532. }
  2533. static void tc35815_phy_chip_init(struct net_device *dev)
  2534. {
  2535. struct tc35815_local *lp = dev->priv;
  2536. int pid = lp->phy_addr;
  2537. unsigned short bmcr;
  2538. struct ethtool_cmd ecmd, *ep;
  2539. /* dis-isolate if needed. */
  2540. bmcr = tc_mdio_read(dev, pid, MII_BMCR);
  2541. if (bmcr & BMCR_ISOLATE) {
  2542. int count = 32;
  2543. printk(KERN_DEBUG "%s: unisolating...", dev->name);
  2544. tc_mdio_write(dev, pid, MII_BMCR, bmcr & ~BMCR_ISOLATE);
  2545. while (--count) {
  2546. if (!(tc_mdio_read(dev, pid, MII_BMCR) & BMCR_ISOLATE))
  2547. break;
  2548. udelay(20);
  2549. }
  2550. printk(" %s.\n", count ? "done" : "failed");
  2551. }
  2552. if (options.speed && options.duplex) {
  2553. ecmd.autoneg = AUTONEG_DISABLE;
  2554. ecmd.speed = options.speed == 10 ? SPEED_10 : SPEED_100;
  2555. ecmd.duplex = options.duplex == 1 ? DUPLEX_HALF : DUPLEX_FULL;
  2556. ep = &ecmd;
  2557. } else {
  2558. ep = NULL;
  2559. }
  2560. tc35815_start_auto_negotiation(dev, ep);
  2561. }
  2562. static void tc35815_chip_reset(struct net_device *dev)
  2563. {
  2564. struct tc35815_regs __iomem *tr =
  2565. (struct tc35815_regs __iomem *)dev->base_addr;
  2566. int i;
  2567. /* reset the controller */
  2568. tc_writel(MAC_Reset, &tr->MAC_Ctl);
  2569. udelay(4); /* 3200ns */
  2570. i = 0;
  2571. while (tc_readl(&tr->MAC_Ctl) & MAC_Reset) {
  2572. if (i++ > 100) {
  2573. printk(KERN_ERR "%s: MAC reset failed.\n", dev->name);
  2574. break;
  2575. }
  2576. mdelay(1);
  2577. }
  2578. tc_writel(0, &tr->MAC_Ctl);
  2579. /* initialize registers to default value */
  2580. tc_writel(0, &tr->DMA_Ctl);
  2581. tc_writel(0, &tr->TxThrsh);
  2582. tc_writel(0, &tr->TxPollCtr);
  2583. tc_writel(0, &tr->RxFragSize);
  2584. tc_writel(0, &tr->Int_En);
  2585. tc_writel(0, &tr->FDA_Bas);
  2586. tc_writel(0, &tr->FDA_Lim);
  2587. tc_writel(0xffffffff, &tr->Int_Src); /* Write 1 to clear */
  2588. tc_writel(0, &tr->CAM_Ctl);
  2589. tc_writel(0, &tr->Tx_Ctl);
  2590. tc_writel(0, &tr->Rx_Ctl);
  2591. tc_writel(0, &tr->CAM_Ena);
  2592. (void)tc_readl(&tr->Miss_Cnt); /* Read to clear */
  2593. /* initialize internal SRAM */
  2594. tc_writel(DMA_TestMode, &tr->DMA_Ctl);
  2595. for (i = 0; i < 0x1000; i += 4) {
  2596. tc_writel(i, &tr->CAM_Adr);
  2597. tc_writel(0, &tr->CAM_Data);
  2598. }
  2599. tc_writel(0, &tr->DMA_Ctl);
  2600. }
  2601. static void tc35815_chip_init(struct net_device *dev)
  2602. {
  2603. struct tc35815_local *lp = dev->priv;
  2604. struct tc35815_regs __iomem *tr =
  2605. (struct tc35815_regs __iomem *)dev->base_addr;
  2606. unsigned long txctl = TX_CTL_CMD;
  2607. tc35815_phy_chip_init(dev);
  2608. /* load station address to CAM */
  2609. tc35815_set_cam_entry(dev, CAM_ENTRY_SOURCE, dev->dev_addr);
  2610. /* Enable CAM (broadcast and unicast) */
  2611. tc_writel(CAM_Ena_Bit(CAM_ENTRY_SOURCE), &tr->CAM_Ena);
  2612. tc_writel(CAM_CompEn | CAM_BroadAcc, &tr->CAM_Ctl);
  2613. /* Use DMA_RxAlign_2 to make IP header 4-byte aligned. */
  2614. if (HAVE_DMA_RXALIGN(lp))
  2615. tc_writel(DMA_BURST_SIZE | DMA_RxAlign_2, &tr->DMA_Ctl);
  2616. else
  2617. tc_writel(DMA_BURST_SIZE, &tr->DMA_Ctl);
  2618. #ifdef TC35815_USE_PACKEDBUFFER
  2619. tc_writel(RxFrag_EnPack | ETH_ZLEN, &tr->RxFragSize); /* Packing */
  2620. #else
  2621. tc_writel(ETH_ZLEN, &tr->RxFragSize);
  2622. #endif
  2623. tc_writel(0, &tr->TxPollCtr); /* Batch mode */
  2624. tc_writel(TX_THRESHOLD, &tr->TxThrsh);
  2625. tc_writel(INT_EN_CMD, &tr->Int_En);
  2626. /* set queues */
  2627. tc_writel(fd_virt_to_bus(lp, lp->rfd_base), &tr->FDA_Bas);
  2628. tc_writel((unsigned long)lp->rfd_limit - (unsigned long)lp->rfd_base,
  2629. &tr->FDA_Lim);
  2630. /*
  2631. * Activation method:
  2632. * First, enable the MAC Transmitter and the DMA Receive circuits.
  2633. * Then enable the DMA Transmitter and the MAC Receive circuits.
  2634. */
  2635. tc_writel(fd_virt_to_bus(lp, lp->fbl_ptr), &tr->BLFrmPtr); /* start DMA receiver */
  2636. tc_writel(RX_CTL_CMD, &tr->Rx_Ctl); /* start MAC receiver */
  2637. /* start MAC transmitter */
  2638. #ifndef NO_CHECK_CARRIER
  2639. /* TX4939 does not have EnLCarr */
  2640. if (lp->boardtype == TC35815_TX4939)
  2641. txctl &= ~Tx_EnLCarr;
  2642. #ifdef WORKAROUND_LOSTCAR
  2643. /* WORKAROUND: ignore LostCrS in full duplex operation */
  2644. if ((lp->timer_state != asleep && lp->timer_state != lcheck) ||
  2645. lp->fullduplex)
  2646. txctl &= ~Tx_EnLCarr;
  2647. #endif
  2648. #endif /* !NO_CHECK_CARRIER */
  2649. #ifdef GATHER_TXINT
  2650. txctl &= ~Tx_EnComp; /* disable global tx completion int. */
  2651. #endif
  2652. tc_writel(txctl, &tr->Tx_Ctl);
  2653. }
  2654. #ifdef CONFIG_PM
  2655. static int tc35815_suspend(struct pci_dev *pdev, pm_message_t state)
  2656. {
  2657. struct net_device *dev = pci_get_drvdata(pdev);
  2658. struct tc35815_local *lp = dev->priv;
  2659. unsigned long flags;
  2660. pci_save_state(pdev);
  2661. if (!netif_running(dev))
  2662. return 0;
  2663. netif_device_detach(dev);
  2664. spin_lock_irqsave(&lp->lock, flags);
  2665. del_timer(&lp->timer); /* Kill if running */
  2666. tc35815_chip_reset(dev);
  2667. spin_unlock_irqrestore(&lp->lock, flags);
  2668. pci_set_power_state(pdev, PCI_D3hot);
  2669. return 0;
  2670. }
  2671. static int tc35815_resume(struct pci_dev *pdev)
  2672. {
  2673. struct net_device *dev = pci_get_drvdata(pdev);
  2674. struct tc35815_local *lp = dev->priv;
  2675. unsigned long flags;
  2676. pci_restore_state(pdev);
  2677. if (!netif_running(dev))
  2678. return 0;
  2679. pci_set_power_state(pdev, PCI_D0);
  2680. spin_lock_irqsave(&lp->lock, flags);
  2681. tc35815_restart(dev);
  2682. spin_unlock_irqrestore(&lp->lock, flags);
  2683. netif_device_attach(dev);
  2684. return 0;
  2685. }
  2686. #endif /* CONFIG_PM */
  2687. static struct pci_driver tc35815_pci_driver = {
  2688. .name = MODNAME,
  2689. .id_table = tc35815_pci_tbl,
  2690. .probe = tc35815_init_one,
  2691. .remove = __devexit_p(tc35815_remove_one),
  2692. #ifdef CONFIG_PM
  2693. .suspend = tc35815_suspend,
  2694. .resume = tc35815_resume,
  2695. #endif
  2696. };
  2697. module_param_named(speed, options.speed, int, 0);
  2698. MODULE_PARM_DESC(speed, "0:auto, 10:10Mbps, 100:100Mbps");
  2699. module_param_named(duplex, options.duplex, int, 0);
  2700. MODULE_PARM_DESC(duplex, "0:auto, 1:half, 2:full");
  2701. module_param_named(doforce, options.doforce, int, 0);
  2702. MODULE_PARM_DESC(doforce, "try force link mode if auto-negotiation failed");
  2703. static int __init tc35815_init_module(void)
  2704. {
  2705. return pci_register_driver(&tc35815_pci_driver);
  2706. }
  2707. static void __exit tc35815_cleanup_module(void)
  2708. {
  2709. pci_unregister_driver(&tc35815_pci_driver);
  2710. }
  2711. module_init(tc35815_init_module);
  2712. module_exit(tc35815_cleanup_module);
  2713. MODULE_DESCRIPTION("TOSHIBA TC35815 PCI 10M/100M Ethernet driver");
  2714. MODULE_LICENSE("GPL");