pasemi_mac.c 37 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492
  1. /*
  2. * Copyright (C) 2006-2007 PA Semi, Inc
  3. *
  4. * Driver for the PA Semi PWRficient onchip 1G/10G Ethernet MACs
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. *
  10. * This program is distributed in the hope that it will be useful,
  11. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this program; if not, write to the Free Software
  17. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  18. */
  19. #include <linux/init.h>
  20. #include <linux/module.h>
  21. #include <linux/pci.h>
  22. #include <linux/interrupt.h>
  23. #include <linux/dmaengine.h>
  24. #include <linux/delay.h>
  25. #include <linux/netdevice.h>
  26. #include <linux/etherdevice.h>
  27. #include <asm/dma-mapping.h>
  28. #include <linux/in.h>
  29. #include <linux/skbuff.h>
  30. #include <linux/ip.h>
  31. #include <linux/tcp.h>
  32. #include <net/checksum.h>
  33. #include <asm/irq.h>
  34. #include <asm/firmware.h>
  35. #include "pasemi_mac.h"
  36. /* We have our own align, since ppc64 in general has it at 0 because
  37. * of design flaws in some of the server bridge chips. However, for
  38. * PWRficient doing the unaligned copies is more expensive than doing
  39. * unaligned DMA, so make sure the data is aligned instead.
  40. */
  41. #define LOCAL_SKB_ALIGN 2
  42. /* TODO list
  43. *
  44. * - Multicast support
  45. * - Large MTU support
  46. * - SW LRO
  47. * - Multiqueue RX/TX
  48. */
  49. /* Must be a power of two */
  50. #define RX_RING_SIZE 4096
  51. #define TX_RING_SIZE 4096
  52. #define DEFAULT_MSG_ENABLE \
  53. (NETIF_MSG_DRV | \
  54. NETIF_MSG_PROBE | \
  55. NETIF_MSG_LINK | \
  56. NETIF_MSG_TIMER | \
  57. NETIF_MSG_IFDOWN | \
  58. NETIF_MSG_IFUP | \
  59. NETIF_MSG_RX_ERR | \
  60. NETIF_MSG_TX_ERR)
  61. #define TX_RING(mac, num) ((mac)->tx->ring[(num) & (TX_RING_SIZE-1)])
  62. #define TX_RING_INFO(mac, num) ((mac)->tx->ring_info[(num) & (TX_RING_SIZE-1)])
  63. #define RX_RING(mac, num) ((mac)->rx->ring[(num) & (RX_RING_SIZE-1)])
  64. #define RX_RING_INFO(mac, num) ((mac)->rx->ring_info[(num) & (RX_RING_SIZE-1)])
  65. #define RX_BUFF(mac, num) ((mac)->rx->buffers[(num) & (RX_RING_SIZE-1)])
  66. #define RING_USED(ring) (((ring)->next_to_fill - (ring)->next_to_clean) \
  67. & ((ring)->size - 1))
  68. #define RING_AVAIL(ring) ((ring->size) - RING_USED(ring))
  69. #define BUF_SIZE 1646 /* 1500 MTU + ETH_HLEN + VLAN_HLEN + 2 64B cachelines */
  70. MODULE_LICENSE("GPL");
  71. MODULE_AUTHOR ("Olof Johansson <olof@lixom.net>");
  72. MODULE_DESCRIPTION("PA Semi PWRficient Ethernet driver");
  73. static int debug = -1; /* -1 == use DEFAULT_MSG_ENABLE as value */
  74. module_param(debug, int, 0);
  75. MODULE_PARM_DESC(debug, "PA Semi MAC bitmapped debugging message enable value");
  76. static struct pasdma_status *dma_status;
  77. static int translation_enabled(void)
  78. {
  79. #if defined(CONFIG_PPC_PASEMI_IOMMU_DMA_FORCE)
  80. return 1;
  81. #else
  82. return firmware_has_feature(FW_FEATURE_LPAR);
  83. #endif
  84. }
  85. static void write_iob_reg(struct pasemi_mac *mac, unsigned int reg,
  86. unsigned int val)
  87. {
  88. out_le32(mac->iob_regs+reg, val);
  89. }
  90. static unsigned int read_mac_reg(struct pasemi_mac *mac, unsigned int reg)
  91. {
  92. return in_le32(mac->regs+reg);
  93. }
  94. static void write_mac_reg(struct pasemi_mac *mac, unsigned int reg,
  95. unsigned int val)
  96. {
  97. out_le32(mac->regs+reg, val);
  98. }
  99. static unsigned int read_dma_reg(struct pasemi_mac *mac, unsigned int reg)
  100. {
  101. return in_le32(mac->dma_regs+reg);
  102. }
  103. static void write_dma_reg(struct pasemi_mac *mac, unsigned int reg,
  104. unsigned int val)
  105. {
  106. out_le32(mac->dma_regs+reg, val);
  107. }
  108. static int pasemi_get_mac_addr(struct pasemi_mac *mac)
  109. {
  110. struct pci_dev *pdev = mac->pdev;
  111. struct device_node *dn = pci_device_to_OF_node(pdev);
  112. int len;
  113. const u8 *maddr;
  114. u8 addr[6];
  115. if (!dn) {
  116. dev_dbg(&pdev->dev,
  117. "No device node for mac, not configuring\n");
  118. return -ENOENT;
  119. }
  120. maddr = of_get_property(dn, "local-mac-address", &len);
  121. if (maddr && len == 6) {
  122. memcpy(mac->mac_addr, maddr, 6);
  123. return 0;
  124. }
  125. /* Some old versions of firmware mistakenly uses mac-address
  126. * (and as a string) instead of a byte array in local-mac-address.
  127. */
  128. if (maddr == NULL)
  129. maddr = of_get_property(dn, "mac-address", NULL);
  130. if (maddr == NULL) {
  131. dev_warn(&pdev->dev,
  132. "no mac address in device tree, not configuring\n");
  133. return -ENOENT;
  134. }
  135. if (sscanf(maddr, "%hhx:%hhx:%hhx:%hhx:%hhx:%hhx", &addr[0],
  136. &addr[1], &addr[2], &addr[3], &addr[4], &addr[5]) != 6) {
  137. dev_warn(&pdev->dev,
  138. "can't parse mac address, not configuring\n");
  139. return -EINVAL;
  140. }
  141. memcpy(mac->mac_addr, addr, 6);
  142. return 0;
  143. }
  144. static int pasemi_mac_unmap_tx_skb(struct pasemi_mac *mac,
  145. struct sk_buff *skb,
  146. dma_addr_t *dmas)
  147. {
  148. int f;
  149. int nfrags = skb_shinfo(skb)->nr_frags;
  150. pci_unmap_single(mac->dma_pdev, dmas[0], skb_headlen(skb),
  151. PCI_DMA_TODEVICE);
  152. for (f = 0; f < nfrags; f++) {
  153. skb_frag_t *frag = &skb_shinfo(skb)->frags[f];
  154. pci_unmap_page(mac->dma_pdev, dmas[f+1], frag->size,
  155. PCI_DMA_TODEVICE);
  156. }
  157. dev_kfree_skb_irq(skb);
  158. /* Freed descriptor slot + main SKB ptr + nfrags additional ptrs,
  159. * aligned up to a power of 2
  160. */
  161. return (nfrags + 3) & ~1;
  162. }
  163. static int pasemi_mac_setup_rx_resources(struct net_device *dev)
  164. {
  165. struct pasemi_mac_rxring *ring;
  166. struct pasemi_mac *mac = netdev_priv(dev);
  167. int chan_id = mac->dma_rxch;
  168. unsigned int cfg;
  169. ring = kzalloc(sizeof(*ring), GFP_KERNEL);
  170. if (!ring)
  171. goto out_ring;
  172. spin_lock_init(&ring->lock);
  173. ring->size = RX_RING_SIZE;
  174. ring->ring_info = kzalloc(sizeof(struct pasemi_mac_buffer) *
  175. RX_RING_SIZE, GFP_KERNEL);
  176. if (!ring->ring_info)
  177. goto out_ring_info;
  178. /* Allocate descriptors */
  179. ring->ring = dma_alloc_coherent(&mac->dma_pdev->dev,
  180. RX_RING_SIZE * sizeof(u64),
  181. &ring->dma, GFP_KERNEL);
  182. if (!ring->ring)
  183. goto out_ring_desc;
  184. memset(ring->ring, 0, RX_RING_SIZE * sizeof(u64));
  185. ring->buffers = dma_alloc_coherent(&mac->dma_pdev->dev,
  186. RX_RING_SIZE * sizeof(u64),
  187. &ring->buf_dma, GFP_KERNEL);
  188. if (!ring->buffers)
  189. goto out_buffers;
  190. memset(ring->buffers, 0, RX_RING_SIZE * sizeof(u64));
  191. write_dma_reg(mac, PAS_DMA_RXCHAN_BASEL(chan_id), PAS_DMA_RXCHAN_BASEL_BRBL(ring->dma));
  192. write_dma_reg(mac, PAS_DMA_RXCHAN_BASEU(chan_id),
  193. PAS_DMA_RXCHAN_BASEU_BRBH(ring->dma >> 32) |
  194. PAS_DMA_RXCHAN_BASEU_SIZ(RX_RING_SIZE >> 3));
  195. cfg = PAS_DMA_RXCHAN_CFG_HBU(2);
  196. if (translation_enabled())
  197. cfg |= PAS_DMA_RXCHAN_CFG_CTR;
  198. write_dma_reg(mac, PAS_DMA_RXCHAN_CFG(chan_id), cfg);
  199. write_dma_reg(mac, PAS_DMA_RXINT_BASEL(mac->dma_if),
  200. PAS_DMA_RXINT_BASEL_BRBL(ring->buf_dma));
  201. write_dma_reg(mac, PAS_DMA_RXINT_BASEU(mac->dma_if),
  202. PAS_DMA_RXINT_BASEU_BRBH(ring->buf_dma >> 32) |
  203. PAS_DMA_RXINT_BASEU_SIZ(RX_RING_SIZE >> 3));
  204. cfg = PAS_DMA_RXINT_CFG_DHL(3) | PAS_DMA_RXINT_CFG_L2 |
  205. PAS_DMA_RXINT_CFG_LW | PAS_DMA_RXINT_CFG_RBP |
  206. PAS_DMA_RXINT_CFG_HEN;
  207. if (translation_enabled())
  208. cfg |= PAS_DMA_RXINT_CFG_ITRR | PAS_DMA_RXINT_CFG_ITR;
  209. write_dma_reg(mac, PAS_DMA_RXINT_CFG(mac->dma_if), cfg);
  210. ring->next_to_fill = 0;
  211. ring->next_to_clean = 0;
  212. snprintf(ring->irq_name, sizeof(ring->irq_name),
  213. "%s rx", dev->name);
  214. mac->rx = ring;
  215. return 0;
  216. out_buffers:
  217. dma_free_coherent(&mac->dma_pdev->dev,
  218. RX_RING_SIZE * sizeof(u64),
  219. mac->rx->ring, mac->rx->dma);
  220. out_ring_desc:
  221. kfree(ring->ring_info);
  222. out_ring_info:
  223. kfree(ring);
  224. out_ring:
  225. return -ENOMEM;
  226. }
  227. static int pasemi_mac_setup_tx_resources(struct net_device *dev)
  228. {
  229. struct pasemi_mac *mac = netdev_priv(dev);
  230. u32 val;
  231. int chan_id = mac->dma_txch;
  232. struct pasemi_mac_txring *ring;
  233. unsigned int cfg;
  234. ring = kzalloc(sizeof(*ring), GFP_KERNEL);
  235. if (!ring)
  236. goto out_ring;
  237. spin_lock_init(&ring->lock);
  238. ring->size = TX_RING_SIZE;
  239. ring->ring_info = kzalloc(sizeof(struct pasemi_mac_buffer) *
  240. TX_RING_SIZE, GFP_KERNEL);
  241. if (!ring->ring_info)
  242. goto out_ring_info;
  243. /* Allocate descriptors */
  244. ring->ring = dma_alloc_coherent(&mac->dma_pdev->dev,
  245. TX_RING_SIZE * sizeof(u64),
  246. &ring->dma, GFP_KERNEL);
  247. if (!ring->ring)
  248. goto out_ring_desc;
  249. memset(ring->ring, 0, TX_RING_SIZE * sizeof(u64));
  250. write_dma_reg(mac, PAS_DMA_TXCHAN_BASEL(chan_id),
  251. PAS_DMA_TXCHAN_BASEL_BRBL(ring->dma));
  252. val = PAS_DMA_TXCHAN_BASEU_BRBH(ring->dma >> 32);
  253. val |= PAS_DMA_TXCHAN_BASEU_SIZ(TX_RING_SIZE >> 3);
  254. write_dma_reg(mac, PAS_DMA_TXCHAN_BASEU(chan_id), val);
  255. cfg = PAS_DMA_TXCHAN_CFG_TY_IFACE |
  256. PAS_DMA_TXCHAN_CFG_TATTR(mac->dma_if) |
  257. PAS_DMA_TXCHAN_CFG_UP |
  258. PAS_DMA_TXCHAN_CFG_WT(2);
  259. if (translation_enabled())
  260. cfg |= PAS_DMA_TXCHAN_CFG_TRD | PAS_DMA_TXCHAN_CFG_TRR;
  261. write_dma_reg(mac, PAS_DMA_TXCHAN_CFG(chan_id), cfg);
  262. ring->next_to_fill = 0;
  263. ring->next_to_clean = 0;
  264. snprintf(ring->irq_name, sizeof(ring->irq_name),
  265. "%s tx", dev->name);
  266. mac->tx = ring;
  267. return 0;
  268. out_ring_desc:
  269. kfree(ring->ring_info);
  270. out_ring_info:
  271. kfree(ring);
  272. out_ring:
  273. return -ENOMEM;
  274. }
  275. static void pasemi_mac_free_tx_resources(struct net_device *dev)
  276. {
  277. struct pasemi_mac *mac = netdev_priv(dev);
  278. unsigned int i, j;
  279. struct pasemi_mac_buffer *info;
  280. dma_addr_t dmas[MAX_SKB_FRAGS+1];
  281. int freed;
  282. int start, limit;
  283. start = mac->tx->next_to_clean;
  284. limit = mac->tx->next_to_fill;
  285. /* Compensate for when fill has wrapped and clean has not */
  286. if (start > limit)
  287. limit += TX_RING_SIZE;
  288. for (i = start; i < limit; i += freed) {
  289. info = &TX_RING_INFO(mac, i+1);
  290. if (info->dma && info->skb) {
  291. for (j = 0; j <= skb_shinfo(info->skb)->nr_frags; j++)
  292. dmas[j] = TX_RING_INFO(mac, i+1+j).dma;
  293. freed = pasemi_mac_unmap_tx_skb(mac, info->skb, dmas);
  294. } else
  295. freed = 2;
  296. }
  297. for (i = 0; i < TX_RING_SIZE; i++)
  298. TX_RING(mac, i) = 0;
  299. dma_free_coherent(&mac->dma_pdev->dev,
  300. TX_RING_SIZE * sizeof(u64),
  301. mac->tx->ring, mac->tx->dma);
  302. kfree(mac->tx->ring_info);
  303. kfree(mac->tx);
  304. mac->tx = NULL;
  305. }
  306. static void pasemi_mac_free_rx_resources(struct net_device *dev)
  307. {
  308. struct pasemi_mac *mac = netdev_priv(dev);
  309. unsigned int i;
  310. struct pasemi_mac_buffer *info;
  311. for (i = 0; i < RX_RING_SIZE; i++) {
  312. info = &RX_RING_INFO(mac, i);
  313. if (info->skb && info->dma) {
  314. pci_unmap_single(mac->dma_pdev,
  315. info->dma,
  316. info->skb->len,
  317. PCI_DMA_FROMDEVICE);
  318. dev_kfree_skb_any(info->skb);
  319. }
  320. info->dma = 0;
  321. info->skb = NULL;
  322. }
  323. for (i = 0; i < RX_RING_SIZE; i++)
  324. RX_RING(mac, i) = 0;
  325. dma_free_coherent(&mac->dma_pdev->dev,
  326. RX_RING_SIZE * sizeof(u64),
  327. mac->rx->ring, mac->rx->dma);
  328. dma_free_coherent(&mac->dma_pdev->dev, RX_RING_SIZE * sizeof(u64),
  329. mac->rx->buffers, mac->rx->buf_dma);
  330. kfree(mac->rx->ring_info);
  331. kfree(mac->rx);
  332. mac->rx = NULL;
  333. }
  334. static void pasemi_mac_replenish_rx_ring(struct net_device *dev, int limit)
  335. {
  336. struct pasemi_mac *mac = netdev_priv(dev);
  337. int fill, count;
  338. if (limit <= 0)
  339. return;
  340. fill = mac->rx->next_to_fill;
  341. for (count = 0; count < limit; count++) {
  342. struct pasemi_mac_buffer *info = &RX_RING_INFO(mac, fill);
  343. u64 *buff = &RX_BUFF(mac, fill);
  344. struct sk_buff *skb;
  345. dma_addr_t dma;
  346. /* Entry in use? */
  347. WARN_ON(*buff);
  348. /* skb might still be in there for recycle on short receives */
  349. if (info->skb)
  350. skb = info->skb;
  351. else {
  352. skb = dev_alloc_skb(BUF_SIZE);
  353. skb_reserve(skb, LOCAL_SKB_ALIGN);
  354. }
  355. if (unlikely(!skb))
  356. break;
  357. dma = pci_map_single(mac->dma_pdev, skb->data,
  358. BUF_SIZE - LOCAL_SKB_ALIGN,
  359. PCI_DMA_FROMDEVICE);
  360. if (unlikely(dma_mapping_error(dma))) {
  361. dev_kfree_skb_irq(info->skb);
  362. break;
  363. }
  364. info->skb = skb;
  365. info->dma = dma;
  366. *buff = XCT_RXB_LEN(BUF_SIZE) | XCT_RXB_ADDR(dma);
  367. fill++;
  368. }
  369. wmb();
  370. write_dma_reg(mac, PAS_DMA_RXINT_INCR(mac->dma_if), count);
  371. mac->rx->next_to_fill = (mac->rx->next_to_fill + count) &
  372. (RX_RING_SIZE - 1);
  373. }
  374. static void pasemi_mac_restart_rx_intr(struct pasemi_mac *mac)
  375. {
  376. unsigned int reg, pcnt;
  377. /* Re-enable packet count interrupts: finally
  378. * ack the packet count interrupt we got in rx_intr.
  379. */
  380. pcnt = *mac->rx_status & PAS_STATUS_PCNT_M;
  381. reg = PAS_IOB_DMA_RXCH_RESET_PCNT(pcnt) | PAS_IOB_DMA_RXCH_RESET_PINTC;
  382. write_iob_reg(mac, PAS_IOB_DMA_RXCH_RESET(mac->dma_rxch), reg);
  383. }
  384. static void pasemi_mac_restart_tx_intr(struct pasemi_mac *mac)
  385. {
  386. unsigned int reg, pcnt;
  387. /* Re-enable packet count interrupts */
  388. pcnt = *mac->tx_status & PAS_STATUS_PCNT_M;
  389. reg = PAS_IOB_DMA_TXCH_RESET_PCNT(pcnt) | PAS_IOB_DMA_TXCH_RESET_PINTC;
  390. write_iob_reg(mac, PAS_IOB_DMA_TXCH_RESET(mac->dma_txch), reg);
  391. }
  392. static inline void pasemi_mac_rx_error(struct pasemi_mac *mac, u64 macrx)
  393. {
  394. unsigned int rcmdsta, ccmdsta;
  395. if (!netif_msg_rx_err(mac))
  396. return;
  397. rcmdsta = read_dma_reg(mac, PAS_DMA_RXINT_RCMDSTA(mac->dma_if));
  398. ccmdsta = read_dma_reg(mac, PAS_DMA_RXCHAN_CCMDSTA(mac->dma_rxch));
  399. printk(KERN_ERR "pasemi_mac: rx error. macrx %016lx, rx status %lx\n",
  400. macrx, *mac->rx_status);
  401. printk(KERN_ERR "pasemi_mac: rcmdsta %08x ccmdsta %08x\n",
  402. rcmdsta, ccmdsta);
  403. }
  404. static inline void pasemi_mac_tx_error(struct pasemi_mac *mac, u64 mactx)
  405. {
  406. unsigned int cmdsta;
  407. if (!netif_msg_tx_err(mac))
  408. return;
  409. cmdsta = read_dma_reg(mac, PAS_DMA_TXCHAN_TCMDSTA(mac->dma_txch));
  410. printk(KERN_ERR "pasemi_mac: tx error. mactx 0x%016lx, "\
  411. "tx status 0x%016lx\n", mactx, *mac->tx_status);
  412. printk(KERN_ERR "pasemi_mac: tcmdsta 0x%08x\n", cmdsta);
  413. }
  414. static int pasemi_mac_clean_rx(struct pasemi_mac *mac, int limit)
  415. {
  416. unsigned int n;
  417. int count;
  418. struct pasemi_mac_buffer *info;
  419. struct sk_buff *skb;
  420. unsigned int len;
  421. u64 macrx;
  422. dma_addr_t dma;
  423. int buf_index;
  424. u64 eval;
  425. spin_lock(&mac->rx->lock);
  426. n = mac->rx->next_to_clean;
  427. prefetch(RX_RING(mac, n));
  428. for (count = 0; count < limit; count++) {
  429. macrx = RX_RING(mac, n);
  430. if ((macrx & XCT_MACRX_E) ||
  431. (*mac->rx_status & PAS_STATUS_ERROR))
  432. pasemi_mac_rx_error(mac, macrx);
  433. if (!(macrx & XCT_MACRX_O))
  434. break;
  435. info = NULL;
  436. BUG_ON(!(macrx & XCT_MACRX_RR_8BRES));
  437. eval = (RX_RING(mac, n+1) & XCT_RXRES_8B_EVAL_M) >>
  438. XCT_RXRES_8B_EVAL_S;
  439. buf_index = eval-1;
  440. dma = (RX_RING(mac, n+2) & XCT_PTR_ADDR_M);
  441. info = &RX_RING_INFO(mac, buf_index);
  442. skb = info->skb;
  443. prefetch(skb);
  444. prefetch(&skb->data_len);
  445. len = (macrx & XCT_MACRX_LLEN_M) >> XCT_MACRX_LLEN_S;
  446. if (len < 256) {
  447. struct sk_buff *new_skb;
  448. new_skb = netdev_alloc_skb(mac->netdev,
  449. len + LOCAL_SKB_ALIGN);
  450. if (new_skb) {
  451. skb_reserve(new_skb, LOCAL_SKB_ALIGN);
  452. memcpy(new_skb->data, skb->data, len);
  453. /* save the skb in buffer_info as good */
  454. skb = new_skb;
  455. }
  456. /* else just continue with the old one */
  457. } else
  458. info->skb = NULL;
  459. pci_unmap_single(mac->dma_pdev, dma, len, PCI_DMA_FROMDEVICE);
  460. info->dma = 0;
  461. skb_put(skb, len);
  462. if (likely((macrx & XCT_MACRX_HTY_M) == XCT_MACRX_HTY_IPV4_OK)) {
  463. skb->ip_summed = CHECKSUM_UNNECESSARY;
  464. skb->csum = (macrx & XCT_MACRX_CSUM_M) >>
  465. XCT_MACRX_CSUM_S;
  466. } else
  467. skb->ip_summed = CHECKSUM_NONE;
  468. mac->netdev->stats.rx_bytes += len;
  469. mac->netdev->stats.rx_packets++;
  470. skb->protocol = eth_type_trans(skb, mac->netdev);
  471. netif_receive_skb(skb);
  472. RX_RING(mac, n) = 0;
  473. RX_RING(mac, n+1) = 0;
  474. /* Need to zero it out since hardware doesn't, since the
  475. * replenish loop uses it to tell when it's done.
  476. */
  477. RX_BUFF(mac, buf_index) = 0;
  478. n += 4;
  479. }
  480. if (n > RX_RING_SIZE) {
  481. /* Errata 5971 workaround: L2 target of headers */
  482. write_iob_reg(mac, PAS_IOB_COM_PKTHDRCNT, 0);
  483. n &= (RX_RING_SIZE-1);
  484. }
  485. mac->rx->next_to_clean = n;
  486. /* Increase is in number of 16-byte entries, and since each descriptor
  487. * with an 8BRES takes up 3x8 bytes (padded to 4x8), increase with
  488. * count*2.
  489. */
  490. write_dma_reg(mac, PAS_DMA_RXCHAN_INCR(mac->dma_rxch), count << 1);
  491. pasemi_mac_replenish_rx_ring(mac->netdev, count);
  492. spin_unlock(&mac->rx->lock);
  493. return count;
  494. }
  495. /* Can't make this too large or we blow the kernel stack limits */
  496. #define TX_CLEAN_BATCHSIZE (128/MAX_SKB_FRAGS)
  497. static int pasemi_mac_clean_tx(struct pasemi_mac *mac)
  498. {
  499. int i, j;
  500. unsigned int start, descr_count, buf_count, batch_limit;
  501. unsigned int ring_limit;
  502. unsigned int total_count;
  503. unsigned long flags;
  504. struct sk_buff *skbs[TX_CLEAN_BATCHSIZE];
  505. dma_addr_t dmas[TX_CLEAN_BATCHSIZE][MAX_SKB_FRAGS+1];
  506. total_count = 0;
  507. batch_limit = TX_CLEAN_BATCHSIZE;
  508. restart:
  509. spin_lock_irqsave(&mac->tx->lock, flags);
  510. start = mac->tx->next_to_clean;
  511. ring_limit = mac->tx->next_to_fill;
  512. /* Compensate for when fill has wrapped but clean has not */
  513. if (start > ring_limit)
  514. ring_limit += TX_RING_SIZE;
  515. buf_count = 0;
  516. descr_count = 0;
  517. for (i = start;
  518. descr_count < batch_limit && i < ring_limit;
  519. i += buf_count) {
  520. u64 mactx = TX_RING(mac, i);
  521. struct sk_buff *skb;
  522. if ((mactx & XCT_MACTX_E) ||
  523. (*mac->tx_status & PAS_STATUS_ERROR))
  524. pasemi_mac_tx_error(mac, mactx);
  525. if (unlikely(mactx & XCT_MACTX_O))
  526. /* Not yet transmitted */
  527. break;
  528. skb = TX_RING_INFO(mac, i+1).skb;
  529. skbs[descr_count] = skb;
  530. buf_count = 2 + skb_shinfo(skb)->nr_frags;
  531. for (j = 0; j <= skb_shinfo(skb)->nr_frags; j++)
  532. dmas[descr_count][j] = TX_RING_INFO(mac, i+1+j).dma;
  533. TX_RING(mac, i) = 0;
  534. TX_RING(mac, i+1) = 0;
  535. /* Since we always fill with an even number of entries, make
  536. * sure we skip any unused one at the end as well.
  537. */
  538. if (buf_count & 1)
  539. buf_count++;
  540. descr_count++;
  541. }
  542. mac->tx->next_to_clean = i & (TX_RING_SIZE-1);
  543. spin_unlock_irqrestore(&mac->tx->lock, flags);
  544. netif_wake_queue(mac->netdev);
  545. for (i = 0; i < descr_count; i++)
  546. pasemi_mac_unmap_tx_skb(mac, skbs[i], dmas[i]);
  547. total_count += descr_count;
  548. /* If the batch was full, try to clean more */
  549. if (descr_count == batch_limit)
  550. goto restart;
  551. return total_count;
  552. }
  553. static irqreturn_t pasemi_mac_rx_intr(int irq, void *data)
  554. {
  555. struct net_device *dev = data;
  556. struct pasemi_mac *mac = netdev_priv(dev);
  557. unsigned int reg;
  558. if (!(*mac->rx_status & PAS_STATUS_CAUSE_M))
  559. return IRQ_NONE;
  560. /* Don't reset packet count so it won't fire again but clear
  561. * all others.
  562. */
  563. reg = 0;
  564. if (*mac->rx_status & PAS_STATUS_SOFT)
  565. reg |= PAS_IOB_DMA_RXCH_RESET_SINTC;
  566. if (*mac->rx_status & PAS_STATUS_ERROR)
  567. reg |= PAS_IOB_DMA_RXCH_RESET_DINTC;
  568. if (*mac->rx_status & PAS_STATUS_TIMER)
  569. reg |= PAS_IOB_DMA_RXCH_RESET_TINTC;
  570. netif_rx_schedule(dev, &mac->napi);
  571. write_iob_reg(mac, PAS_IOB_DMA_RXCH_RESET(mac->dma_rxch), reg);
  572. return IRQ_HANDLED;
  573. }
  574. static irqreturn_t pasemi_mac_tx_intr(int irq, void *data)
  575. {
  576. struct net_device *dev = data;
  577. struct pasemi_mac *mac = netdev_priv(dev);
  578. unsigned int reg, pcnt;
  579. if (!(*mac->tx_status & PAS_STATUS_CAUSE_M))
  580. return IRQ_NONE;
  581. pasemi_mac_clean_tx(mac);
  582. pcnt = *mac->tx_status & PAS_STATUS_PCNT_M;
  583. reg = PAS_IOB_DMA_TXCH_RESET_PCNT(pcnt) | PAS_IOB_DMA_TXCH_RESET_PINTC;
  584. if (*mac->tx_status & PAS_STATUS_SOFT)
  585. reg |= PAS_IOB_DMA_TXCH_RESET_SINTC;
  586. if (*mac->tx_status & PAS_STATUS_ERROR)
  587. reg |= PAS_IOB_DMA_TXCH_RESET_DINTC;
  588. write_iob_reg(mac, PAS_IOB_DMA_TXCH_RESET(mac->dma_txch), reg);
  589. return IRQ_HANDLED;
  590. }
  591. static void pasemi_adjust_link(struct net_device *dev)
  592. {
  593. struct pasemi_mac *mac = netdev_priv(dev);
  594. int msg;
  595. unsigned int flags;
  596. unsigned int new_flags;
  597. if (!mac->phydev->link) {
  598. /* If no link, MAC speed settings don't matter. Just report
  599. * link down and return.
  600. */
  601. if (mac->link && netif_msg_link(mac))
  602. printk(KERN_INFO "%s: Link is down.\n", dev->name);
  603. netif_carrier_off(dev);
  604. mac->link = 0;
  605. return;
  606. } else
  607. netif_carrier_on(dev);
  608. flags = read_mac_reg(mac, PAS_MAC_CFG_PCFG);
  609. new_flags = flags & ~(PAS_MAC_CFG_PCFG_HD | PAS_MAC_CFG_PCFG_SPD_M |
  610. PAS_MAC_CFG_PCFG_TSR_M);
  611. if (!mac->phydev->duplex)
  612. new_flags |= PAS_MAC_CFG_PCFG_HD;
  613. switch (mac->phydev->speed) {
  614. case 1000:
  615. new_flags |= PAS_MAC_CFG_PCFG_SPD_1G |
  616. PAS_MAC_CFG_PCFG_TSR_1G;
  617. break;
  618. case 100:
  619. new_flags |= PAS_MAC_CFG_PCFG_SPD_100M |
  620. PAS_MAC_CFG_PCFG_TSR_100M;
  621. break;
  622. case 10:
  623. new_flags |= PAS_MAC_CFG_PCFG_SPD_10M |
  624. PAS_MAC_CFG_PCFG_TSR_10M;
  625. break;
  626. default:
  627. printk("Unsupported speed %d\n", mac->phydev->speed);
  628. }
  629. /* Print on link or speed/duplex change */
  630. msg = mac->link != mac->phydev->link || flags != new_flags;
  631. mac->duplex = mac->phydev->duplex;
  632. mac->speed = mac->phydev->speed;
  633. mac->link = mac->phydev->link;
  634. if (new_flags != flags)
  635. write_mac_reg(mac, PAS_MAC_CFG_PCFG, new_flags);
  636. if (msg && netif_msg_link(mac))
  637. printk(KERN_INFO "%s: Link is up at %d Mbps, %s duplex.\n",
  638. dev->name, mac->speed, mac->duplex ? "full" : "half");
  639. }
  640. static int pasemi_mac_phy_init(struct net_device *dev)
  641. {
  642. struct pasemi_mac *mac = netdev_priv(dev);
  643. struct device_node *dn, *phy_dn;
  644. struct phy_device *phydev;
  645. unsigned int phy_id;
  646. const phandle *ph;
  647. const unsigned int *prop;
  648. struct resource r;
  649. int ret;
  650. dn = pci_device_to_OF_node(mac->pdev);
  651. ph = of_get_property(dn, "phy-handle", NULL);
  652. if (!ph)
  653. return -ENODEV;
  654. phy_dn = of_find_node_by_phandle(*ph);
  655. prop = of_get_property(phy_dn, "reg", NULL);
  656. ret = of_address_to_resource(phy_dn->parent, 0, &r);
  657. if (ret)
  658. goto err;
  659. phy_id = *prop;
  660. snprintf(mac->phy_id, BUS_ID_SIZE, PHY_ID_FMT, (int)r.start, phy_id);
  661. of_node_put(phy_dn);
  662. mac->link = 0;
  663. mac->speed = 0;
  664. mac->duplex = -1;
  665. phydev = phy_connect(dev, mac->phy_id, &pasemi_adjust_link, 0, PHY_INTERFACE_MODE_SGMII);
  666. if (IS_ERR(phydev)) {
  667. printk(KERN_ERR "%s: Could not attach to phy\n", dev->name);
  668. return PTR_ERR(phydev);
  669. }
  670. mac->phydev = phydev;
  671. return 0;
  672. err:
  673. of_node_put(phy_dn);
  674. return -ENODEV;
  675. }
  676. static int pasemi_mac_open(struct net_device *dev)
  677. {
  678. struct pasemi_mac *mac = netdev_priv(dev);
  679. int base_irq;
  680. unsigned int flags;
  681. int ret;
  682. /* enable rx section */
  683. write_dma_reg(mac, PAS_DMA_COM_RXCMD, PAS_DMA_COM_RXCMD_EN);
  684. /* enable tx section */
  685. write_dma_reg(mac, PAS_DMA_COM_TXCMD, PAS_DMA_COM_TXCMD_EN);
  686. flags = PAS_MAC_CFG_TXP_FCE | PAS_MAC_CFG_TXP_FPC(3) |
  687. PAS_MAC_CFG_TXP_SL(3) | PAS_MAC_CFG_TXP_COB(0xf) |
  688. PAS_MAC_CFG_TXP_TIFT(8) | PAS_MAC_CFG_TXP_TIFG(12);
  689. write_mac_reg(mac, PAS_MAC_CFG_TXP, flags);
  690. write_iob_reg(mac, PAS_IOB_DMA_RXCH_CFG(mac->dma_rxch),
  691. PAS_IOB_DMA_RXCH_CFG_CNTTH(0));
  692. write_iob_reg(mac, PAS_IOB_DMA_TXCH_CFG(mac->dma_txch),
  693. PAS_IOB_DMA_TXCH_CFG_CNTTH(128));
  694. /* Clear out any residual packet count state from firmware */
  695. pasemi_mac_restart_rx_intr(mac);
  696. pasemi_mac_restart_tx_intr(mac);
  697. /* 0xffffff is max value, about 16ms */
  698. write_iob_reg(mac, PAS_IOB_DMA_COM_TIMEOUTCFG,
  699. PAS_IOB_DMA_COM_TIMEOUTCFG_TCNT(0xffffff));
  700. ret = pasemi_mac_setup_rx_resources(dev);
  701. if (ret)
  702. goto out_rx_resources;
  703. ret = pasemi_mac_setup_tx_resources(dev);
  704. if (ret)
  705. goto out_tx_resources;
  706. write_mac_reg(mac, PAS_MAC_IPC_CHNL,
  707. PAS_MAC_IPC_CHNL_DCHNO(mac->dma_rxch) |
  708. PAS_MAC_IPC_CHNL_BCH(mac->dma_rxch));
  709. /* enable rx if */
  710. write_dma_reg(mac, PAS_DMA_RXINT_RCMDSTA(mac->dma_if),
  711. PAS_DMA_RXINT_RCMDSTA_EN |
  712. PAS_DMA_RXINT_RCMDSTA_DROPS_M |
  713. PAS_DMA_RXINT_RCMDSTA_BP |
  714. PAS_DMA_RXINT_RCMDSTA_OO |
  715. PAS_DMA_RXINT_RCMDSTA_BT);
  716. /* enable rx channel */
  717. write_dma_reg(mac, PAS_DMA_RXCHAN_CCMDSTA(mac->dma_rxch),
  718. PAS_DMA_RXCHAN_CCMDSTA_EN |
  719. PAS_DMA_RXCHAN_CCMDSTA_DU |
  720. PAS_DMA_RXCHAN_CCMDSTA_OD |
  721. PAS_DMA_RXCHAN_CCMDSTA_FD |
  722. PAS_DMA_RXCHAN_CCMDSTA_DT);
  723. /* enable tx channel */
  724. write_dma_reg(mac, PAS_DMA_TXCHAN_TCMDSTA(mac->dma_txch),
  725. PAS_DMA_TXCHAN_TCMDSTA_EN |
  726. PAS_DMA_TXCHAN_TCMDSTA_SZ |
  727. PAS_DMA_TXCHAN_TCMDSTA_DB |
  728. PAS_DMA_TXCHAN_TCMDSTA_DE |
  729. PAS_DMA_TXCHAN_TCMDSTA_DA);
  730. pasemi_mac_replenish_rx_ring(dev, RX_RING_SIZE);
  731. write_dma_reg(mac, PAS_DMA_RXCHAN_INCR(mac->dma_rxch), RX_RING_SIZE>>1);
  732. flags = PAS_MAC_CFG_PCFG_S1 | PAS_MAC_CFG_PCFG_PE |
  733. PAS_MAC_CFG_PCFG_PR | PAS_MAC_CFG_PCFG_CE;
  734. if (mac->type == MAC_TYPE_GMAC)
  735. flags |= PAS_MAC_CFG_PCFG_TSR_1G | PAS_MAC_CFG_PCFG_SPD_1G;
  736. else
  737. flags |= PAS_MAC_CFG_PCFG_TSR_10G | PAS_MAC_CFG_PCFG_SPD_10G;
  738. /* Enable interface in MAC */
  739. write_mac_reg(mac, PAS_MAC_CFG_PCFG, flags);
  740. ret = pasemi_mac_phy_init(dev);
  741. /* Some configs don't have PHYs (XAUI etc), so don't complain about
  742. * failed init due to -ENODEV.
  743. */
  744. if (ret && ret != -ENODEV)
  745. dev_warn(&mac->pdev->dev, "phy init failed: %d\n", ret);
  746. netif_start_queue(dev);
  747. napi_enable(&mac->napi);
  748. /* Interrupts are a bit different for our DMA controller: While
  749. * it's got one a regular PCI device header, the interrupt there
  750. * is really the base of the range it's using. Each tx and rx
  751. * channel has it's own interrupt source.
  752. */
  753. base_irq = virq_to_hw(mac->dma_pdev->irq);
  754. mac->tx_irq = irq_create_mapping(NULL, base_irq + mac->dma_txch);
  755. mac->rx_irq = irq_create_mapping(NULL, base_irq + 20 + mac->dma_txch);
  756. ret = request_irq(mac->tx_irq, &pasemi_mac_tx_intr, IRQF_DISABLED,
  757. mac->tx->irq_name, dev);
  758. if (ret) {
  759. dev_err(&mac->pdev->dev, "request_irq of irq %d failed: %d\n",
  760. base_irq + mac->dma_txch, ret);
  761. goto out_tx_int;
  762. }
  763. ret = request_irq(mac->rx_irq, &pasemi_mac_rx_intr, IRQF_DISABLED,
  764. mac->rx->irq_name, dev);
  765. if (ret) {
  766. dev_err(&mac->pdev->dev, "request_irq of irq %d failed: %d\n",
  767. base_irq + 20 + mac->dma_rxch, ret);
  768. goto out_rx_int;
  769. }
  770. if (mac->phydev)
  771. phy_start(mac->phydev);
  772. return 0;
  773. out_rx_int:
  774. free_irq(mac->tx_irq, dev);
  775. out_tx_int:
  776. napi_disable(&mac->napi);
  777. netif_stop_queue(dev);
  778. pasemi_mac_free_tx_resources(dev);
  779. out_tx_resources:
  780. pasemi_mac_free_rx_resources(dev);
  781. out_rx_resources:
  782. return ret;
  783. }
  784. #define MAX_RETRIES 5000
  785. static int pasemi_mac_close(struct net_device *dev)
  786. {
  787. struct pasemi_mac *mac = netdev_priv(dev);
  788. unsigned int sta;
  789. int retries;
  790. if (mac->phydev) {
  791. phy_stop(mac->phydev);
  792. phy_disconnect(mac->phydev);
  793. }
  794. netif_stop_queue(dev);
  795. napi_disable(&mac->napi);
  796. sta = read_dma_reg(mac, PAS_DMA_RXINT_RCMDSTA(mac->dma_if));
  797. if (sta & (PAS_DMA_RXINT_RCMDSTA_BP |
  798. PAS_DMA_RXINT_RCMDSTA_OO |
  799. PAS_DMA_RXINT_RCMDSTA_BT))
  800. printk(KERN_DEBUG "pasemi_mac: rcmdsta error: 0x%08x\n", sta);
  801. sta = read_dma_reg(mac, PAS_DMA_RXCHAN_CCMDSTA(mac->dma_rxch));
  802. if (sta & (PAS_DMA_RXCHAN_CCMDSTA_DU |
  803. PAS_DMA_RXCHAN_CCMDSTA_OD |
  804. PAS_DMA_RXCHAN_CCMDSTA_FD |
  805. PAS_DMA_RXCHAN_CCMDSTA_DT))
  806. printk(KERN_DEBUG "pasemi_mac: ccmdsta error: 0x%08x\n", sta);
  807. sta = read_dma_reg(mac, PAS_DMA_TXCHAN_TCMDSTA(mac->dma_txch));
  808. if (sta & (PAS_DMA_TXCHAN_TCMDSTA_SZ |
  809. PAS_DMA_TXCHAN_TCMDSTA_DB |
  810. PAS_DMA_TXCHAN_TCMDSTA_DE |
  811. PAS_DMA_TXCHAN_TCMDSTA_DA))
  812. printk(KERN_DEBUG "pasemi_mac: tcmdsta error: 0x%08x\n", sta);
  813. /* Clean out any pending buffers */
  814. pasemi_mac_clean_tx(mac);
  815. pasemi_mac_clean_rx(mac, RX_RING_SIZE);
  816. /* Disable interface */
  817. write_dma_reg(mac, PAS_DMA_TXCHAN_TCMDSTA(mac->dma_txch), PAS_DMA_TXCHAN_TCMDSTA_ST);
  818. write_dma_reg(mac, PAS_DMA_RXINT_RCMDSTA(mac->dma_if), PAS_DMA_RXINT_RCMDSTA_ST);
  819. write_dma_reg(mac, PAS_DMA_RXCHAN_CCMDSTA(mac->dma_rxch), PAS_DMA_RXCHAN_CCMDSTA_ST);
  820. for (retries = 0; retries < MAX_RETRIES; retries++) {
  821. sta = read_dma_reg(mac, PAS_DMA_TXCHAN_TCMDSTA(mac->dma_txch));
  822. if (!(sta & PAS_DMA_TXCHAN_TCMDSTA_ACT))
  823. break;
  824. cond_resched();
  825. }
  826. if (sta & PAS_DMA_TXCHAN_TCMDSTA_ACT)
  827. dev_err(&mac->dma_pdev->dev, "Failed to stop tx channel\n");
  828. for (retries = 0; retries < MAX_RETRIES; retries++) {
  829. sta = read_dma_reg(mac, PAS_DMA_RXCHAN_CCMDSTA(mac->dma_rxch));
  830. if (!(sta & PAS_DMA_RXCHAN_CCMDSTA_ACT))
  831. break;
  832. cond_resched();
  833. }
  834. if (sta & PAS_DMA_RXCHAN_CCMDSTA_ACT)
  835. dev_err(&mac->dma_pdev->dev, "Failed to stop rx channel\n");
  836. for (retries = 0; retries < MAX_RETRIES; retries++) {
  837. sta = read_dma_reg(mac, PAS_DMA_RXINT_RCMDSTA(mac->dma_if));
  838. if (!(sta & PAS_DMA_RXINT_RCMDSTA_ACT))
  839. break;
  840. cond_resched();
  841. }
  842. if (sta & PAS_DMA_RXINT_RCMDSTA_ACT)
  843. dev_err(&mac->dma_pdev->dev, "Failed to stop rx interface\n");
  844. /* Then, disable the channel. This must be done separately from
  845. * stopping, since you can't disable when active.
  846. */
  847. write_dma_reg(mac, PAS_DMA_TXCHAN_TCMDSTA(mac->dma_txch), 0);
  848. write_dma_reg(mac, PAS_DMA_RXCHAN_CCMDSTA(mac->dma_rxch), 0);
  849. write_dma_reg(mac, PAS_DMA_RXINT_RCMDSTA(mac->dma_if), 0);
  850. free_irq(mac->tx_irq, dev);
  851. free_irq(mac->rx_irq, dev);
  852. /* Free resources */
  853. pasemi_mac_free_rx_resources(dev);
  854. pasemi_mac_free_tx_resources(dev);
  855. return 0;
  856. }
  857. static int pasemi_mac_start_tx(struct sk_buff *skb, struct net_device *dev)
  858. {
  859. struct pasemi_mac *mac = netdev_priv(dev);
  860. struct pasemi_mac_txring *txring;
  861. u64 dflags, mactx;
  862. dma_addr_t map[MAX_SKB_FRAGS+1];
  863. unsigned int map_size[MAX_SKB_FRAGS+1];
  864. unsigned long flags;
  865. int i, nfrags;
  866. dflags = XCT_MACTX_O | XCT_MACTX_ST | XCT_MACTX_SS | XCT_MACTX_CRC_PAD;
  867. if (skb->ip_summed == CHECKSUM_PARTIAL) {
  868. const unsigned char *nh = skb_network_header(skb);
  869. switch (ip_hdr(skb)->protocol) {
  870. case IPPROTO_TCP:
  871. dflags |= XCT_MACTX_CSUM_TCP;
  872. dflags |= XCT_MACTX_IPH(skb_network_header_len(skb) >> 2);
  873. dflags |= XCT_MACTX_IPO(nh - skb->data);
  874. break;
  875. case IPPROTO_UDP:
  876. dflags |= XCT_MACTX_CSUM_UDP;
  877. dflags |= XCT_MACTX_IPH(skb_network_header_len(skb) >> 2);
  878. dflags |= XCT_MACTX_IPO(nh - skb->data);
  879. break;
  880. }
  881. }
  882. nfrags = skb_shinfo(skb)->nr_frags;
  883. map[0] = pci_map_single(mac->dma_pdev, skb->data, skb_headlen(skb),
  884. PCI_DMA_TODEVICE);
  885. map_size[0] = skb_headlen(skb);
  886. if (dma_mapping_error(map[0]))
  887. goto out_err_nolock;
  888. for (i = 0; i < nfrags; i++) {
  889. skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
  890. map[i+1] = pci_map_page(mac->dma_pdev, frag->page,
  891. frag->page_offset, frag->size,
  892. PCI_DMA_TODEVICE);
  893. map_size[i+1] = frag->size;
  894. if (dma_mapping_error(map[i+1])) {
  895. nfrags = i;
  896. goto out_err_nolock;
  897. }
  898. }
  899. mactx = dflags | XCT_MACTX_LLEN(skb->len);
  900. txring = mac->tx;
  901. spin_lock_irqsave(&txring->lock, flags);
  902. /* Avoid stepping on the same cache line that the DMA controller
  903. * is currently about to send, so leave at least 8 words available.
  904. * Total free space needed is mactx + fragments + 8
  905. */
  906. if (RING_AVAIL(txring) < nfrags + 10) {
  907. /* no room -- stop the queue and wait for tx intr */
  908. netif_stop_queue(dev);
  909. goto out_err;
  910. }
  911. TX_RING(mac, txring->next_to_fill) = mactx;
  912. txring->next_to_fill++;
  913. TX_RING_INFO(mac, txring->next_to_fill).skb = skb;
  914. for (i = 0; i <= nfrags; i++) {
  915. TX_RING(mac, txring->next_to_fill+i) =
  916. XCT_PTR_LEN(map_size[i]) | XCT_PTR_ADDR(map[i]);
  917. TX_RING_INFO(mac, txring->next_to_fill+i).dma = map[i];
  918. }
  919. /* We have to add an even number of 8-byte entries to the ring
  920. * even if the last one is unused. That means always an odd number
  921. * of pointers + one mactx descriptor.
  922. */
  923. if (nfrags & 1)
  924. nfrags++;
  925. txring->next_to_fill = (txring->next_to_fill + nfrags + 1) &
  926. (TX_RING_SIZE-1);
  927. dev->stats.tx_packets++;
  928. dev->stats.tx_bytes += skb->len;
  929. spin_unlock_irqrestore(&txring->lock, flags);
  930. write_dma_reg(mac, PAS_DMA_TXCHAN_INCR(mac->dma_txch), (nfrags+2) >> 1);
  931. return NETDEV_TX_OK;
  932. out_err:
  933. spin_unlock_irqrestore(&txring->lock, flags);
  934. out_err_nolock:
  935. while (nfrags--)
  936. pci_unmap_single(mac->dma_pdev, map[nfrags], map_size[nfrags],
  937. PCI_DMA_TODEVICE);
  938. return NETDEV_TX_BUSY;
  939. }
  940. static void pasemi_mac_set_rx_mode(struct net_device *dev)
  941. {
  942. struct pasemi_mac *mac = netdev_priv(dev);
  943. unsigned int flags;
  944. flags = read_mac_reg(mac, PAS_MAC_CFG_PCFG);
  945. /* Set promiscuous */
  946. if (dev->flags & IFF_PROMISC)
  947. flags |= PAS_MAC_CFG_PCFG_PR;
  948. else
  949. flags &= ~PAS_MAC_CFG_PCFG_PR;
  950. write_mac_reg(mac, PAS_MAC_CFG_PCFG, flags);
  951. }
  952. static int pasemi_mac_poll(struct napi_struct *napi, int budget)
  953. {
  954. struct pasemi_mac *mac = container_of(napi, struct pasemi_mac, napi);
  955. struct net_device *dev = mac->netdev;
  956. int pkts;
  957. pasemi_mac_clean_tx(mac);
  958. pkts = pasemi_mac_clean_rx(mac, budget);
  959. if (pkts < budget) {
  960. /* all done, no more packets present */
  961. netif_rx_complete(dev, napi);
  962. pasemi_mac_restart_rx_intr(mac);
  963. }
  964. return pkts;
  965. }
  966. static void __iomem * __devinit map_onedev(struct pci_dev *p, int index)
  967. {
  968. struct device_node *dn;
  969. void __iomem *ret;
  970. dn = pci_device_to_OF_node(p);
  971. if (!dn)
  972. goto fallback;
  973. ret = of_iomap(dn, index);
  974. if (!ret)
  975. goto fallback;
  976. return ret;
  977. fallback:
  978. /* This is hardcoded and ugly, but we have some firmware versions
  979. * that don't provide the register space in the device tree. Luckily
  980. * they are at well-known locations so we can just do the math here.
  981. */
  982. return ioremap(0xe0000000 + (p->devfn << 12), 0x2000);
  983. }
  984. static int __devinit pasemi_mac_map_regs(struct pasemi_mac *mac)
  985. {
  986. struct resource res;
  987. struct device_node *dn;
  988. int err;
  989. mac->dma_pdev = pci_get_device(PCI_VENDOR_ID_PASEMI, 0xa007, NULL);
  990. if (!mac->dma_pdev) {
  991. dev_err(&mac->pdev->dev, "Can't find DMA Controller\n");
  992. return -ENODEV;
  993. }
  994. mac->iob_pdev = pci_get_device(PCI_VENDOR_ID_PASEMI, 0xa001, NULL);
  995. if (!mac->iob_pdev) {
  996. dev_err(&mac->pdev->dev, "Can't find I/O Bridge\n");
  997. return -ENODEV;
  998. }
  999. mac->regs = map_onedev(mac->pdev, 0);
  1000. mac->dma_regs = map_onedev(mac->dma_pdev, 0);
  1001. mac->iob_regs = map_onedev(mac->iob_pdev, 0);
  1002. if (!mac->regs || !mac->dma_regs || !mac->iob_regs) {
  1003. dev_err(&mac->pdev->dev, "Can't map registers\n");
  1004. return -ENODEV;
  1005. }
  1006. /* The dma status structure is located in the I/O bridge, and
  1007. * is cache coherent.
  1008. */
  1009. if (!dma_status) {
  1010. dn = pci_device_to_OF_node(mac->iob_pdev);
  1011. if (dn)
  1012. err = of_address_to_resource(dn, 1, &res);
  1013. if (!dn || err) {
  1014. /* Fallback for old firmware */
  1015. res.start = 0xfd800000;
  1016. res.end = res.start + 0x1000;
  1017. }
  1018. dma_status = __ioremap(res.start, res.end-res.start, 0);
  1019. }
  1020. return 0;
  1021. }
  1022. static int __devinit
  1023. pasemi_mac_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  1024. {
  1025. static int index = 0;
  1026. struct net_device *dev;
  1027. struct pasemi_mac *mac;
  1028. int err;
  1029. DECLARE_MAC_BUF(mac_buf);
  1030. err = pci_enable_device(pdev);
  1031. if (err)
  1032. return err;
  1033. dev = alloc_etherdev(sizeof(struct pasemi_mac));
  1034. if (dev == NULL) {
  1035. dev_err(&pdev->dev,
  1036. "pasemi_mac: Could not allocate ethernet device.\n");
  1037. err = -ENOMEM;
  1038. goto out_disable_device;
  1039. }
  1040. pci_set_drvdata(pdev, dev);
  1041. SET_NETDEV_DEV(dev, &pdev->dev);
  1042. mac = netdev_priv(dev);
  1043. mac->pdev = pdev;
  1044. mac->netdev = dev;
  1045. netif_napi_add(dev, &mac->napi, pasemi_mac_poll, 64);
  1046. dev->features = NETIF_F_HW_CSUM | NETIF_F_LLTX | NETIF_F_SG;
  1047. /* These should come out of the device tree eventually */
  1048. mac->dma_txch = index;
  1049. mac->dma_rxch = index;
  1050. /* We probe GMAC before XAUI, but the DMA interfaces are
  1051. * in XAUI, GMAC order.
  1052. */
  1053. if (index < 4)
  1054. mac->dma_if = index + 2;
  1055. else
  1056. mac->dma_if = index - 4;
  1057. index++;
  1058. switch (pdev->device) {
  1059. case 0xa005:
  1060. mac->type = MAC_TYPE_GMAC;
  1061. break;
  1062. case 0xa006:
  1063. mac->type = MAC_TYPE_XAUI;
  1064. break;
  1065. default:
  1066. err = -ENODEV;
  1067. goto out;
  1068. }
  1069. /* get mac addr from device tree */
  1070. if (pasemi_get_mac_addr(mac) || !is_valid_ether_addr(mac->mac_addr)) {
  1071. err = -ENODEV;
  1072. goto out;
  1073. }
  1074. memcpy(dev->dev_addr, mac->mac_addr, sizeof(mac->mac_addr));
  1075. dev->open = pasemi_mac_open;
  1076. dev->stop = pasemi_mac_close;
  1077. dev->hard_start_xmit = pasemi_mac_start_tx;
  1078. dev->set_multicast_list = pasemi_mac_set_rx_mode;
  1079. err = pasemi_mac_map_regs(mac);
  1080. if (err)
  1081. goto out;
  1082. mac->rx_status = &dma_status->rx_sta[mac->dma_rxch];
  1083. mac->tx_status = &dma_status->tx_sta[mac->dma_txch];
  1084. mac->msg_enable = netif_msg_init(debug, DEFAULT_MSG_ENABLE);
  1085. /* Enable most messages by default */
  1086. mac->msg_enable = (NETIF_MSG_IFUP << 1 ) - 1;
  1087. err = register_netdev(dev);
  1088. if (err) {
  1089. dev_err(&mac->pdev->dev, "register_netdev failed with error %d\n",
  1090. err);
  1091. goto out;
  1092. } else if netif_msg_probe(mac)
  1093. printk(KERN_INFO "%s: PA Semi %s: intf %d, txch %d, rxch %d, "
  1094. "hw addr %s\n",
  1095. dev->name, mac->type == MAC_TYPE_GMAC ? "GMAC" : "XAUI",
  1096. mac->dma_if, mac->dma_txch, mac->dma_rxch,
  1097. print_mac(mac_buf, dev->dev_addr));
  1098. return err;
  1099. out:
  1100. if (mac->iob_pdev)
  1101. pci_dev_put(mac->iob_pdev);
  1102. if (mac->dma_pdev)
  1103. pci_dev_put(mac->dma_pdev);
  1104. if (mac->dma_regs)
  1105. iounmap(mac->dma_regs);
  1106. if (mac->iob_regs)
  1107. iounmap(mac->iob_regs);
  1108. if (mac->regs)
  1109. iounmap(mac->regs);
  1110. free_netdev(dev);
  1111. out_disable_device:
  1112. pci_disable_device(pdev);
  1113. return err;
  1114. }
  1115. static void __devexit pasemi_mac_remove(struct pci_dev *pdev)
  1116. {
  1117. struct net_device *netdev = pci_get_drvdata(pdev);
  1118. struct pasemi_mac *mac;
  1119. if (!netdev)
  1120. return;
  1121. mac = netdev_priv(netdev);
  1122. unregister_netdev(netdev);
  1123. pci_disable_device(pdev);
  1124. pci_dev_put(mac->dma_pdev);
  1125. pci_dev_put(mac->iob_pdev);
  1126. iounmap(mac->regs);
  1127. iounmap(mac->dma_regs);
  1128. iounmap(mac->iob_regs);
  1129. pci_set_drvdata(pdev, NULL);
  1130. free_netdev(netdev);
  1131. }
  1132. static struct pci_device_id pasemi_mac_pci_tbl[] = {
  1133. { PCI_DEVICE(PCI_VENDOR_ID_PASEMI, 0xa005) },
  1134. { PCI_DEVICE(PCI_VENDOR_ID_PASEMI, 0xa006) },
  1135. { },
  1136. };
  1137. MODULE_DEVICE_TABLE(pci, pasemi_mac_pci_tbl);
  1138. static struct pci_driver pasemi_mac_driver = {
  1139. .name = "pasemi_mac",
  1140. .id_table = pasemi_mac_pci_tbl,
  1141. .probe = pasemi_mac_probe,
  1142. .remove = __devexit_p(pasemi_mac_remove),
  1143. };
  1144. static void __exit pasemi_mac_cleanup_module(void)
  1145. {
  1146. pci_unregister_driver(&pasemi_mac_driver);
  1147. __iounmap(dma_status);
  1148. dma_status = NULL;
  1149. }
  1150. int pasemi_mac_init_module(void)
  1151. {
  1152. return pci_register_driver(&pasemi_mac_driver);
  1153. }
  1154. module_init(pasemi_mac_init_module);
  1155. module_exit(pasemi_mac_cleanup_module);