ehca_mrmw.c 63 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223
  1. /*
  2. * IBM eServer eHCA Infiniband device driver for Linux on POWER
  3. *
  4. * MR/MW functions
  5. *
  6. * Authors: Dietmar Decker <ddecker@de.ibm.com>
  7. * Christoph Raisch <raisch@de.ibm.com>
  8. * Hoang-Nam Nguyen <hnguyen@de.ibm.com>
  9. *
  10. * Copyright (c) 2005 IBM Corporation
  11. *
  12. * All rights reserved.
  13. *
  14. * This source code is distributed under a dual license of GPL v2.0 and OpenIB
  15. * BSD.
  16. *
  17. * OpenIB BSD License
  18. *
  19. * Redistribution and use in source and binary forms, with or without
  20. * modification, are permitted provided that the following conditions are met:
  21. *
  22. * Redistributions of source code must retain the above copyright notice, this
  23. * list of conditions and the following disclaimer.
  24. *
  25. * Redistributions in binary form must reproduce the above copyright notice,
  26. * this list of conditions and the following disclaimer in the documentation
  27. * and/or other materials
  28. * provided with the distribution.
  29. *
  30. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  31. * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  32. * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  33. * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
  34. * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  35. * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  36. * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
  37. * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER
  38. * IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  39. * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  40. * POSSIBILITY OF SUCH DAMAGE.
  41. */
  42. #include <asm/current.h>
  43. #include <rdma/ib_umem.h>
  44. #include "ehca_iverbs.h"
  45. #include "ehca_mrmw.h"
  46. #include "hcp_if.h"
  47. #include "hipz_hw.h"
  48. #define NUM_CHUNKS(length, chunk_size) \
  49. (((length) + (chunk_size - 1)) / (chunk_size))
  50. /* max number of rpages (per hcall register_rpages) */
  51. #define MAX_RPAGES 512
  52. static struct kmem_cache *mr_cache;
  53. static struct kmem_cache *mw_cache;
  54. enum ehca_mr_pgsize {
  55. EHCA_MR_PGSIZE4K = 0x1000L,
  56. EHCA_MR_PGSIZE64K = 0x10000L,
  57. EHCA_MR_PGSIZE1M = 0x100000L,
  58. EHCA_MR_PGSIZE16M = 0x1000000L
  59. };
  60. #define EHCA_MR_PGSHIFT4K 12
  61. #define EHCA_MR_PGSHIFT64K 16
  62. #define EHCA_MR_PGSHIFT1M 20
  63. #define EHCA_MR_PGSHIFT16M 24
  64. static u32 ehca_encode_hwpage_size(u32 pgsize)
  65. {
  66. u32 idx = 0;
  67. pgsize >>= 12;
  68. /*
  69. * map mr page size into hw code:
  70. * 0, 1, 2, 3 for 4K, 64K, 1M, 64M
  71. */
  72. while (!(pgsize & 1)) {
  73. idx++;
  74. pgsize >>= 4;
  75. }
  76. return idx;
  77. }
  78. static u64 ehca_get_max_hwpage_size(struct ehca_shca *shca)
  79. {
  80. if (shca->hca_cap_mr_pgsize & HCA_CAP_MR_PGSIZE_16M)
  81. return EHCA_MR_PGSIZE16M;
  82. return EHCA_MR_PGSIZE4K;
  83. }
  84. static struct ehca_mr *ehca_mr_new(void)
  85. {
  86. struct ehca_mr *me;
  87. me = kmem_cache_zalloc(mr_cache, GFP_KERNEL);
  88. if (me)
  89. spin_lock_init(&me->mrlock);
  90. else
  91. ehca_gen_err("alloc failed");
  92. return me;
  93. }
  94. static void ehca_mr_delete(struct ehca_mr *me)
  95. {
  96. kmem_cache_free(mr_cache, me);
  97. }
  98. static struct ehca_mw *ehca_mw_new(void)
  99. {
  100. struct ehca_mw *me;
  101. me = kmem_cache_zalloc(mw_cache, GFP_KERNEL);
  102. if (me)
  103. spin_lock_init(&me->mwlock);
  104. else
  105. ehca_gen_err("alloc failed");
  106. return me;
  107. }
  108. static void ehca_mw_delete(struct ehca_mw *me)
  109. {
  110. kmem_cache_free(mw_cache, me);
  111. }
  112. /*----------------------------------------------------------------------*/
  113. struct ib_mr *ehca_get_dma_mr(struct ib_pd *pd, int mr_access_flags)
  114. {
  115. struct ib_mr *ib_mr;
  116. int ret;
  117. struct ehca_mr *e_maxmr;
  118. struct ehca_pd *e_pd = container_of(pd, struct ehca_pd, ib_pd);
  119. struct ehca_shca *shca =
  120. container_of(pd->device, struct ehca_shca, ib_device);
  121. if (shca->maxmr) {
  122. e_maxmr = ehca_mr_new();
  123. if (!e_maxmr) {
  124. ehca_err(&shca->ib_device, "out of memory");
  125. ib_mr = ERR_PTR(-ENOMEM);
  126. goto get_dma_mr_exit0;
  127. }
  128. ret = ehca_reg_maxmr(shca, e_maxmr, (u64 *)KERNELBASE,
  129. mr_access_flags, e_pd,
  130. &e_maxmr->ib.ib_mr.lkey,
  131. &e_maxmr->ib.ib_mr.rkey);
  132. if (ret) {
  133. ehca_mr_delete(e_maxmr);
  134. ib_mr = ERR_PTR(ret);
  135. goto get_dma_mr_exit0;
  136. }
  137. ib_mr = &e_maxmr->ib.ib_mr;
  138. } else {
  139. ehca_err(&shca->ib_device, "no internal max-MR exist!");
  140. ib_mr = ERR_PTR(-EINVAL);
  141. goto get_dma_mr_exit0;
  142. }
  143. get_dma_mr_exit0:
  144. if (IS_ERR(ib_mr))
  145. ehca_err(&shca->ib_device, "h_ret=%li pd=%p mr_access_flags=%x",
  146. PTR_ERR(ib_mr), pd, mr_access_flags);
  147. return ib_mr;
  148. } /* end ehca_get_dma_mr() */
  149. /*----------------------------------------------------------------------*/
  150. struct ib_mr *ehca_reg_phys_mr(struct ib_pd *pd,
  151. struct ib_phys_buf *phys_buf_array,
  152. int num_phys_buf,
  153. int mr_access_flags,
  154. u64 *iova_start)
  155. {
  156. struct ib_mr *ib_mr;
  157. int ret;
  158. struct ehca_mr *e_mr;
  159. struct ehca_shca *shca =
  160. container_of(pd->device, struct ehca_shca, ib_device);
  161. struct ehca_pd *e_pd = container_of(pd, struct ehca_pd, ib_pd);
  162. u64 size;
  163. if ((num_phys_buf <= 0) || !phys_buf_array) {
  164. ehca_err(pd->device, "bad input values: num_phys_buf=%x "
  165. "phys_buf_array=%p", num_phys_buf, phys_buf_array);
  166. ib_mr = ERR_PTR(-EINVAL);
  167. goto reg_phys_mr_exit0;
  168. }
  169. if (((mr_access_flags & IB_ACCESS_REMOTE_WRITE) &&
  170. !(mr_access_flags & IB_ACCESS_LOCAL_WRITE)) ||
  171. ((mr_access_flags & IB_ACCESS_REMOTE_ATOMIC) &&
  172. !(mr_access_flags & IB_ACCESS_LOCAL_WRITE))) {
  173. /*
  174. * Remote Write Access requires Local Write Access
  175. * Remote Atomic Access requires Local Write Access
  176. */
  177. ehca_err(pd->device, "bad input values: mr_access_flags=%x",
  178. mr_access_flags);
  179. ib_mr = ERR_PTR(-EINVAL);
  180. goto reg_phys_mr_exit0;
  181. }
  182. /* check physical buffer list and calculate size */
  183. ret = ehca_mr_chk_buf_and_calc_size(phys_buf_array, num_phys_buf,
  184. iova_start, &size);
  185. if (ret) {
  186. ib_mr = ERR_PTR(ret);
  187. goto reg_phys_mr_exit0;
  188. }
  189. if ((size == 0) ||
  190. (((u64)iova_start + size) < (u64)iova_start)) {
  191. ehca_err(pd->device, "bad input values: size=%lx iova_start=%p",
  192. size, iova_start);
  193. ib_mr = ERR_PTR(-EINVAL);
  194. goto reg_phys_mr_exit0;
  195. }
  196. e_mr = ehca_mr_new();
  197. if (!e_mr) {
  198. ehca_err(pd->device, "out of memory");
  199. ib_mr = ERR_PTR(-ENOMEM);
  200. goto reg_phys_mr_exit0;
  201. }
  202. /* register MR on HCA */
  203. if (ehca_mr_is_maxmr(size, iova_start)) {
  204. e_mr->flags |= EHCA_MR_FLAG_MAXMR;
  205. ret = ehca_reg_maxmr(shca, e_mr, iova_start, mr_access_flags,
  206. e_pd, &e_mr->ib.ib_mr.lkey,
  207. &e_mr->ib.ib_mr.rkey);
  208. if (ret) {
  209. ib_mr = ERR_PTR(ret);
  210. goto reg_phys_mr_exit1;
  211. }
  212. } else {
  213. struct ehca_mr_pginfo pginfo;
  214. u32 num_kpages;
  215. u32 num_hwpages;
  216. u64 hw_pgsize;
  217. num_kpages = NUM_CHUNKS(((u64)iova_start % PAGE_SIZE) + size,
  218. PAGE_SIZE);
  219. /* for kernel space we try most possible pgsize */
  220. hw_pgsize = ehca_get_max_hwpage_size(shca);
  221. num_hwpages = NUM_CHUNKS(((u64)iova_start % hw_pgsize) + size,
  222. hw_pgsize);
  223. memset(&pginfo, 0, sizeof(pginfo));
  224. pginfo.type = EHCA_MR_PGI_PHYS;
  225. pginfo.num_kpages = num_kpages;
  226. pginfo.hwpage_size = hw_pgsize;
  227. pginfo.num_hwpages = num_hwpages;
  228. pginfo.u.phy.num_phys_buf = num_phys_buf;
  229. pginfo.u.phy.phys_buf_array = phys_buf_array;
  230. pginfo.next_hwpage =
  231. ((u64)iova_start & ~(hw_pgsize - 1)) / hw_pgsize;
  232. ret = ehca_reg_mr(shca, e_mr, iova_start, size, mr_access_flags,
  233. e_pd, &pginfo, &e_mr->ib.ib_mr.lkey,
  234. &e_mr->ib.ib_mr.rkey);
  235. if (ret) {
  236. ib_mr = ERR_PTR(ret);
  237. goto reg_phys_mr_exit1;
  238. }
  239. }
  240. /* successful registration of all pages */
  241. return &e_mr->ib.ib_mr;
  242. reg_phys_mr_exit1:
  243. ehca_mr_delete(e_mr);
  244. reg_phys_mr_exit0:
  245. if (IS_ERR(ib_mr))
  246. ehca_err(pd->device, "h_ret=%li pd=%p phys_buf_array=%p "
  247. "num_phys_buf=%x mr_access_flags=%x iova_start=%p",
  248. PTR_ERR(ib_mr), pd, phys_buf_array,
  249. num_phys_buf, mr_access_flags, iova_start);
  250. return ib_mr;
  251. } /* end ehca_reg_phys_mr() */
  252. /*----------------------------------------------------------------------*/
  253. struct ib_mr *ehca_reg_user_mr(struct ib_pd *pd, u64 start, u64 length,
  254. u64 virt, int mr_access_flags,
  255. struct ib_udata *udata)
  256. {
  257. struct ib_mr *ib_mr;
  258. struct ehca_mr *e_mr;
  259. struct ehca_shca *shca =
  260. container_of(pd->device, struct ehca_shca, ib_device);
  261. struct ehca_pd *e_pd = container_of(pd, struct ehca_pd, ib_pd);
  262. struct ehca_mr_pginfo pginfo;
  263. int ret;
  264. u32 num_kpages;
  265. u32 num_hwpages;
  266. u64 hwpage_size;
  267. if (!pd) {
  268. ehca_gen_err("bad pd=%p", pd);
  269. return ERR_PTR(-EFAULT);
  270. }
  271. if (((mr_access_flags & IB_ACCESS_REMOTE_WRITE) &&
  272. !(mr_access_flags & IB_ACCESS_LOCAL_WRITE)) ||
  273. ((mr_access_flags & IB_ACCESS_REMOTE_ATOMIC) &&
  274. !(mr_access_flags & IB_ACCESS_LOCAL_WRITE))) {
  275. /*
  276. * Remote Write Access requires Local Write Access
  277. * Remote Atomic Access requires Local Write Access
  278. */
  279. ehca_err(pd->device, "bad input values: mr_access_flags=%x",
  280. mr_access_flags);
  281. ib_mr = ERR_PTR(-EINVAL);
  282. goto reg_user_mr_exit0;
  283. }
  284. if (length == 0 || virt + length < virt) {
  285. ehca_err(pd->device, "bad input values: length=%lx "
  286. "virt_base=%lx", length, virt);
  287. ib_mr = ERR_PTR(-EINVAL);
  288. goto reg_user_mr_exit0;
  289. }
  290. e_mr = ehca_mr_new();
  291. if (!e_mr) {
  292. ehca_err(pd->device, "out of memory");
  293. ib_mr = ERR_PTR(-ENOMEM);
  294. goto reg_user_mr_exit0;
  295. }
  296. e_mr->umem = ib_umem_get(pd->uobject->context, start, length,
  297. mr_access_flags);
  298. if (IS_ERR(e_mr->umem)) {
  299. ib_mr = (void *)e_mr->umem;
  300. goto reg_user_mr_exit1;
  301. }
  302. if (e_mr->umem->page_size != PAGE_SIZE) {
  303. ehca_err(pd->device, "page size not supported, "
  304. "e_mr->umem->page_size=%x", e_mr->umem->page_size);
  305. ib_mr = ERR_PTR(-EINVAL);
  306. goto reg_user_mr_exit2;
  307. }
  308. /* determine number of MR pages */
  309. num_kpages = NUM_CHUNKS((virt % PAGE_SIZE) + length, PAGE_SIZE);
  310. /* select proper hw_pgsize */
  311. if (ehca_mr_largepage &&
  312. (shca->hca_cap_mr_pgsize & HCA_CAP_MR_PGSIZE_16M)) {
  313. int page_shift = PAGE_SHIFT;
  314. if (e_mr->umem->hugetlb) {
  315. /* determine page_shift, clamp between 4K and 16M */
  316. page_shift = (fls64(length - 1) + 3) & ~3;
  317. page_shift = min(max(page_shift, EHCA_MR_PGSHIFT4K),
  318. EHCA_MR_PGSHIFT16M);
  319. }
  320. hwpage_size = 1UL << page_shift;
  321. } else
  322. hwpage_size = EHCA_MR_PGSIZE4K; /* ehca1 only supports 4k */
  323. ehca_dbg(pd->device, "hwpage_size=%lx", hwpage_size);
  324. reg_user_mr_fallback:
  325. num_hwpages = NUM_CHUNKS((virt % hwpage_size) + length, hwpage_size);
  326. /* register MR on HCA */
  327. memset(&pginfo, 0, sizeof(pginfo));
  328. pginfo.type = EHCA_MR_PGI_USER;
  329. pginfo.hwpage_size = hwpage_size;
  330. pginfo.num_kpages = num_kpages;
  331. pginfo.num_hwpages = num_hwpages;
  332. pginfo.u.usr.region = e_mr->umem;
  333. pginfo.next_hwpage = e_mr->umem->offset / hwpage_size;
  334. pginfo.u.usr.next_chunk = list_prepare_entry(pginfo.u.usr.next_chunk,
  335. (&e_mr->umem->chunk_list),
  336. list);
  337. ret = ehca_reg_mr(shca, e_mr, (u64 *)virt, length, mr_access_flags,
  338. e_pd, &pginfo, &e_mr->ib.ib_mr.lkey,
  339. &e_mr->ib.ib_mr.rkey);
  340. if (ret == -EINVAL && pginfo.hwpage_size > PAGE_SIZE) {
  341. ehca_warn(pd->device, "failed to register mr "
  342. "with hwpage_size=%lx", hwpage_size);
  343. ehca_info(pd->device, "try to register mr with "
  344. "kpage_size=%lx", PAGE_SIZE);
  345. /*
  346. * this means kpages are not contiguous for a hw page
  347. * try kernel page size as fallback solution
  348. */
  349. hwpage_size = PAGE_SIZE;
  350. goto reg_user_mr_fallback;
  351. }
  352. if (ret) {
  353. ib_mr = ERR_PTR(ret);
  354. goto reg_user_mr_exit2;
  355. }
  356. /* successful registration of all pages */
  357. return &e_mr->ib.ib_mr;
  358. reg_user_mr_exit2:
  359. ib_umem_release(e_mr->umem);
  360. reg_user_mr_exit1:
  361. ehca_mr_delete(e_mr);
  362. reg_user_mr_exit0:
  363. if (IS_ERR(ib_mr))
  364. ehca_err(pd->device, "rc=%li pd=%p mr_access_flags=%x udata=%p",
  365. PTR_ERR(ib_mr), pd, mr_access_flags, udata);
  366. return ib_mr;
  367. } /* end ehca_reg_user_mr() */
  368. /*----------------------------------------------------------------------*/
  369. int ehca_rereg_phys_mr(struct ib_mr *mr,
  370. int mr_rereg_mask,
  371. struct ib_pd *pd,
  372. struct ib_phys_buf *phys_buf_array,
  373. int num_phys_buf,
  374. int mr_access_flags,
  375. u64 *iova_start)
  376. {
  377. int ret;
  378. struct ehca_shca *shca =
  379. container_of(mr->device, struct ehca_shca, ib_device);
  380. struct ehca_mr *e_mr = container_of(mr, struct ehca_mr, ib.ib_mr);
  381. struct ehca_pd *my_pd = container_of(mr->pd, struct ehca_pd, ib_pd);
  382. u64 new_size;
  383. u64 *new_start;
  384. u32 new_acl;
  385. struct ehca_pd *new_pd;
  386. u32 tmp_lkey, tmp_rkey;
  387. unsigned long sl_flags;
  388. u32 num_kpages = 0;
  389. u32 num_hwpages = 0;
  390. struct ehca_mr_pginfo pginfo;
  391. u32 cur_pid = current->tgid;
  392. if (my_pd->ib_pd.uobject && my_pd->ib_pd.uobject->context &&
  393. (my_pd->ownpid != cur_pid)) {
  394. ehca_err(mr->device, "Invalid caller pid=%x ownpid=%x",
  395. cur_pid, my_pd->ownpid);
  396. ret = -EINVAL;
  397. goto rereg_phys_mr_exit0;
  398. }
  399. if (!(mr_rereg_mask & IB_MR_REREG_TRANS)) {
  400. /* TODO not supported, because PHYP rereg hCall needs pages */
  401. ehca_err(mr->device, "rereg without IB_MR_REREG_TRANS not "
  402. "supported yet, mr_rereg_mask=%x", mr_rereg_mask);
  403. ret = -EINVAL;
  404. goto rereg_phys_mr_exit0;
  405. }
  406. if (mr_rereg_mask & IB_MR_REREG_PD) {
  407. if (!pd) {
  408. ehca_err(mr->device, "rereg with bad pd, pd=%p "
  409. "mr_rereg_mask=%x", pd, mr_rereg_mask);
  410. ret = -EINVAL;
  411. goto rereg_phys_mr_exit0;
  412. }
  413. }
  414. if ((mr_rereg_mask &
  415. ~(IB_MR_REREG_TRANS | IB_MR_REREG_PD | IB_MR_REREG_ACCESS)) ||
  416. (mr_rereg_mask == 0)) {
  417. ret = -EINVAL;
  418. goto rereg_phys_mr_exit0;
  419. }
  420. /* check other parameters */
  421. if (e_mr == shca->maxmr) {
  422. /* should be impossible, however reject to be sure */
  423. ehca_err(mr->device, "rereg internal max-MR impossible, mr=%p "
  424. "shca->maxmr=%p mr->lkey=%x",
  425. mr, shca->maxmr, mr->lkey);
  426. ret = -EINVAL;
  427. goto rereg_phys_mr_exit0;
  428. }
  429. if (mr_rereg_mask & IB_MR_REREG_TRANS) { /* transl., i.e. addr/size */
  430. if (e_mr->flags & EHCA_MR_FLAG_FMR) {
  431. ehca_err(mr->device, "not supported for FMR, mr=%p "
  432. "flags=%x", mr, e_mr->flags);
  433. ret = -EINVAL;
  434. goto rereg_phys_mr_exit0;
  435. }
  436. if (!phys_buf_array || num_phys_buf <= 0) {
  437. ehca_err(mr->device, "bad input values mr_rereg_mask=%x"
  438. " phys_buf_array=%p num_phys_buf=%x",
  439. mr_rereg_mask, phys_buf_array, num_phys_buf);
  440. ret = -EINVAL;
  441. goto rereg_phys_mr_exit0;
  442. }
  443. }
  444. if ((mr_rereg_mask & IB_MR_REREG_ACCESS) && /* change ACL */
  445. (((mr_access_flags & IB_ACCESS_REMOTE_WRITE) &&
  446. !(mr_access_flags & IB_ACCESS_LOCAL_WRITE)) ||
  447. ((mr_access_flags & IB_ACCESS_REMOTE_ATOMIC) &&
  448. !(mr_access_flags & IB_ACCESS_LOCAL_WRITE)))) {
  449. /*
  450. * Remote Write Access requires Local Write Access
  451. * Remote Atomic Access requires Local Write Access
  452. */
  453. ehca_err(mr->device, "bad input values: mr_rereg_mask=%x "
  454. "mr_access_flags=%x", mr_rereg_mask, mr_access_flags);
  455. ret = -EINVAL;
  456. goto rereg_phys_mr_exit0;
  457. }
  458. /* set requested values dependent on rereg request */
  459. spin_lock_irqsave(&e_mr->mrlock, sl_flags);
  460. new_start = e_mr->start;
  461. new_size = e_mr->size;
  462. new_acl = e_mr->acl;
  463. new_pd = container_of(mr->pd, struct ehca_pd, ib_pd);
  464. if (mr_rereg_mask & IB_MR_REREG_TRANS) {
  465. u64 hw_pgsize = ehca_get_max_hwpage_size(shca);
  466. new_start = iova_start; /* change address */
  467. /* check physical buffer list and calculate size */
  468. ret = ehca_mr_chk_buf_and_calc_size(phys_buf_array,
  469. num_phys_buf, iova_start,
  470. &new_size);
  471. if (ret)
  472. goto rereg_phys_mr_exit1;
  473. if ((new_size == 0) ||
  474. (((u64)iova_start + new_size) < (u64)iova_start)) {
  475. ehca_err(mr->device, "bad input values: new_size=%lx "
  476. "iova_start=%p", new_size, iova_start);
  477. ret = -EINVAL;
  478. goto rereg_phys_mr_exit1;
  479. }
  480. num_kpages = NUM_CHUNKS(((u64)new_start % PAGE_SIZE) +
  481. new_size, PAGE_SIZE);
  482. num_hwpages = NUM_CHUNKS(((u64)new_start % hw_pgsize) +
  483. new_size, hw_pgsize);
  484. memset(&pginfo, 0, sizeof(pginfo));
  485. pginfo.type = EHCA_MR_PGI_PHYS;
  486. pginfo.num_kpages = num_kpages;
  487. pginfo.hwpage_size = hw_pgsize;
  488. pginfo.num_hwpages = num_hwpages;
  489. pginfo.u.phy.num_phys_buf = num_phys_buf;
  490. pginfo.u.phy.phys_buf_array = phys_buf_array;
  491. pginfo.next_hwpage =
  492. ((u64)iova_start & ~(hw_pgsize - 1)) / hw_pgsize;
  493. }
  494. if (mr_rereg_mask & IB_MR_REREG_ACCESS)
  495. new_acl = mr_access_flags;
  496. if (mr_rereg_mask & IB_MR_REREG_PD)
  497. new_pd = container_of(pd, struct ehca_pd, ib_pd);
  498. ret = ehca_rereg_mr(shca, e_mr, new_start, new_size, new_acl,
  499. new_pd, &pginfo, &tmp_lkey, &tmp_rkey);
  500. if (ret)
  501. goto rereg_phys_mr_exit1;
  502. /* successful reregistration */
  503. if (mr_rereg_mask & IB_MR_REREG_PD)
  504. mr->pd = pd;
  505. mr->lkey = tmp_lkey;
  506. mr->rkey = tmp_rkey;
  507. rereg_phys_mr_exit1:
  508. spin_unlock_irqrestore(&e_mr->mrlock, sl_flags);
  509. rereg_phys_mr_exit0:
  510. if (ret)
  511. ehca_err(mr->device, "ret=%i mr=%p mr_rereg_mask=%x pd=%p "
  512. "phys_buf_array=%p num_phys_buf=%x mr_access_flags=%x "
  513. "iova_start=%p",
  514. ret, mr, mr_rereg_mask, pd, phys_buf_array,
  515. num_phys_buf, mr_access_flags, iova_start);
  516. return ret;
  517. } /* end ehca_rereg_phys_mr() */
  518. /*----------------------------------------------------------------------*/
  519. int ehca_query_mr(struct ib_mr *mr, struct ib_mr_attr *mr_attr)
  520. {
  521. int ret = 0;
  522. u64 h_ret;
  523. struct ehca_shca *shca =
  524. container_of(mr->device, struct ehca_shca, ib_device);
  525. struct ehca_mr *e_mr = container_of(mr, struct ehca_mr, ib.ib_mr);
  526. struct ehca_pd *my_pd = container_of(mr->pd, struct ehca_pd, ib_pd);
  527. u32 cur_pid = current->tgid;
  528. unsigned long sl_flags;
  529. struct ehca_mr_hipzout_parms hipzout;
  530. if (my_pd->ib_pd.uobject && my_pd->ib_pd.uobject->context &&
  531. (my_pd->ownpid != cur_pid)) {
  532. ehca_err(mr->device, "Invalid caller pid=%x ownpid=%x",
  533. cur_pid, my_pd->ownpid);
  534. ret = -EINVAL;
  535. goto query_mr_exit0;
  536. }
  537. if ((e_mr->flags & EHCA_MR_FLAG_FMR)) {
  538. ehca_err(mr->device, "not supported for FMR, mr=%p e_mr=%p "
  539. "e_mr->flags=%x", mr, e_mr, e_mr->flags);
  540. ret = -EINVAL;
  541. goto query_mr_exit0;
  542. }
  543. memset(mr_attr, 0, sizeof(struct ib_mr_attr));
  544. spin_lock_irqsave(&e_mr->mrlock, sl_flags);
  545. h_ret = hipz_h_query_mr(shca->ipz_hca_handle, e_mr, &hipzout);
  546. if (h_ret != H_SUCCESS) {
  547. ehca_err(mr->device, "hipz_mr_query failed, h_ret=%li mr=%p "
  548. "hca_hndl=%lx mr_hndl=%lx lkey=%x",
  549. h_ret, mr, shca->ipz_hca_handle.handle,
  550. e_mr->ipz_mr_handle.handle, mr->lkey);
  551. ret = ehca2ib_return_code(h_ret);
  552. goto query_mr_exit1;
  553. }
  554. mr_attr->pd = mr->pd;
  555. mr_attr->device_virt_addr = hipzout.vaddr;
  556. mr_attr->size = hipzout.len;
  557. mr_attr->lkey = hipzout.lkey;
  558. mr_attr->rkey = hipzout.rkey;
  559. ehca_mrmw_reverse_map_acl(&hipzout.acl, &mr_attr->mr_access_flags);
  560. query_mr_exit1:
  561. spin_unlock_irqrestore(&e_mr->mrlock, sl_flags);
  562. query_mr_exit0:
  563. if (ret)
  564. ehca_err(mr->device, "ret=%i mr=%p mr_attr=%p",
  565. ret, mr, mr_attr);
  566. return ret;
  567. } /* end ehca_query_mr() */
  568. /*----------------------------------------------------------------------*/
  569. int ehca_dereg_mr(struct ib_mr *mr)
  570. {
  571. int ret = 0;
  572. u64 h_ret;
  573. struct ehca_shca *shca =
  574. container_of(mr->device, struct ehca_shca, ib_device);
  575. struct ehca_mr *e_mr = container_of(mr, struct ehca_mr, ib.ib_mr);
  576. struct ehca_pd *my_pd = container_of(mr->pd, struct ehca_pd, ib_pd);
  577. u32 cur_pid = current->tgid;
  578. if (my_pd->ib_pd.uobject && my_pd->ib_pd.uobject->context &&
  579. (my_pd->ownpid != cur_pid)) {
  580. ehca_err(mr->device, "Invalid caller pid=%x ownpid=%x",
  581. cur_pid, my_pd->ownpid);
  582. ret = -EINVAL;
  583. goto dereg_mr_exit0;
  584. }
  585. if ((e_mr->flags & EHCA_MR_FLAG_FMR)) {
  586. ehca_err(mr->device, "not supported for FMR, mr=%p e_mr=%p "
  587. "e_mr->flags=%x", mr, e_mr, e_mr->flags);
  588. ret = -EINVAL;
  589. goto dereg_mr_exit0;
  590. } else if (e_mr == shca->maxmr) {
  591. /* should be impossible, however reject to be sure */
  592. ehca_err(mr->device, "dereg internal max-MR impossible, mr=%p "
  593. "shca->maxmr=%p mr->lkey=%x",
  594. mr, shca->maxmr, mr->lkey);
  595. ret = -EINVAL;
  596. goto dereg_mr_exit0;
  597. }
  598. /* TODO: BUSY: MR still has bound window(s) */
  599. h_ret = hipz_h_free_resource_mr(shca->ipz_hca_handle, e_mr);
  600. if (h_ret != H_SUCCESS) {
  601. ehca_err(mr->device, "hipz_free_mr failed, h_ret=%li shca=%p "
  602. "e_mr=%p hca_hndl=%lx mr_hndl=%lx mr->lkey=%x",
  603. h_ret, shca, e_mr, shca->ipz_hca_handle.handle,
  604. e_mr->ipz_mr_handle.handle, mr->lkey);
  605. ret = ehca2ib_return_code(h_ret);
  606. goto dereg_mr_exit0;
  607. }
  608. if (e_mr->umem)
  609. ib_umem_release(e_mr->umem);
  610. /* successful deregistration */
  611. ehca_mr_delete(e_mr);
  612. dereg_mr_exit0:
  613. if (ret)
  614. ehca_err(mr->device, "ret=%i mr=%p", ret, mr);
  615. return ret;
  616. } /* end ehca_dereg_mr() */
  617. /*----------------------------------------------------------------------*/
  618. struct ib_mw *ehca_alloc_mw(struct ib_pd *pd)
  619. {
  620. struct ib_mw *ib_mw;
  621. u64 h_ret;
  622. struct ehca_mw *e_mw;
  623. struct ehca_pd *e_pd = container_of(pd, struct ehca_pd, ib_pd);
  624. struct ehca_shca *shca =
  625. container_of(pd->device, struct ehca_shca, ib_device);
  626. struct ehca_mw_hipzout_parms hipzout;
  627. e_mw = ehca_mw_new();
  628. if (!e_mw) {
  629. ib_mw = ERR_PTR(-ENOMEM);
  630. goto alloc_mw_exit0;
  631. }
  632. h_ret = hipz_h_alloc_resource_mw(shca->ipz_hca_handle, e_mw,
  633. e_pd->fw_pd, &hipzout);
  634. if (h_ret != H_SUCCESS) {
  635. ehca_err(pd->device, "hipz_mw_allocate failed, h_ret=%li "
  636. "shca=%p hca_hndl=%lx mw=%p",
  637. h_ret, shca, shca->ipz_hca_handle.handle, e_mw);
  638. ib_mw = ERR_PTR(ehca2ib_return_code(h_ret));
  639. goto alloc_mw_exit1;
  640. }
  641. /* successful MW allocation */
  642. e_mw->ipz_mw_handle = hipzout.handle;
  643. e_mw->ib_mw.rkey = hipzout.rkey;
  644. return &e_mw->ib_mw;
  645. alloc_mw_exit1:
  646. ehca_mw_delete(e_mw);
  647. alloc_mw_exit0:
  648. if (IS_ERR(ib_mw))
  649. ehca_err(pd->device, "h_ret=%li pd=%p", PTR_ERR(ib_mw), pd);
  650. return ib_mw;
  651. } /* end ehca_alloc_mw() */
  652. /*----------------------------------------------------------------------*/
  653. int ehca_bind_mw(struct ib_qp *qp,
  654. struct ib_mw *mw,
  655. struct ib_mw_bind *mw_bind)
  656. {
  657. /* TODO: not supported up to now */
  658. ehca_gen_err("bind MW currently not supported by HCAD");
  659. return -EPERM;
  660. } /* end ehca_bind_mw() */
  661. /*----------------------------------------------------------------------*/
  662. int ehca_dealloc_mw(struct ib_mw *mw)
  663. {
  664. u64 h_ret;
  665. struct ehca_shca *shca =
  666. container_of(mw->device, struct ehca_shca, ib_device);
  667. struct ehca_mw *e_mw = container_of(mw, struct ehca_mw, ib_mw);
  668. h_ret = hipz_h_free_resource_mw(shca->ipz_hca_handle, e_mw);
  669. if (h_ret != H_SUCCESS) {
  670. ehca_err(mw->device, "hipz_free_mw failed, h_ret=%li shca=%p "
  671. "mw=%p rkey=%x hca_hndl=%lx mw_hndl=%lx",
  672. h_ret, shca, mw, mw->rkey, shca->ipz_hca_handle.handle,
  673. e_mw->ipz_mw_handle.handle);
  674. return ehca2ib_return_code(h_ret);
  675. }
  676. /* successful deallocation */
  677. ehca_mw_delete(e_mw);
  678. return 0;
  679. } /* end ehca_dealloc_mw() */
  680. /*----------------------------------------------------------------------*/
  681. struct ib_fmr *ehca_alloc_fmr(struct ib_pd *pd,
  682. int mr_access_flags,
  683. struct ib_fmr_attr *fmr_attr)
  684. {
  685. struct ib_fmr *ib_fmr;
  686. struct ehca_shca *shca =
  687. container_of(pd->device, struct ehca_shca, ib_device);
  688. struct ehca_pd *e_pd = container_of(pd, struct ehca_pd, ib_pd);
  689. struct ehca_mr *e_fmr;
  690. int ret;
  691. u32 tmp_lkey, tmp_rkey;
  692. struct ehca_mr_pginfo pginfo;
  693. u64 hw_pgsize;
  694. /* check other parameters */
  695. if (((mr_access_flags & IB_ACCESS_REMOTE_WRITE) &&
  696. !(mr_access_flags & IB_ACCESS_LOCAL_WRITE)) ||
  697. ((mr_access_flags & IB_ACCESS_REMOTE_ATOMIC) &&
  698. !(mr_access_flags & IB_ACCESS_LOCAL_WRITE))) {
  699. /*
  700. * Remote Write Access requires Local Write Access
  701. * Remote Atomic Access requires Local Write Access
  702. */
  703. ehca_err(pd->device, "bad input values: mr_access_flags=%x",
  704. mr_access_flags);
  705. ib_fmr = ERR_PTR(-EINVAL);
  706. goto alloc_fmr_exit0;
  707. }
  708. if (mr_access_flags & IB_ACCESS_MW_BIND) {
  709. ehca_err(pd->device, "bad input values: mr_access_flags=%x",
  710. mr_access_flags);
  711. ib_fmr = ERR_PTR(-EINVAL);
  712. goto alloc_fmr_exit0;
  713. }
  714. if ((fmr_attr->max_pages == 0) || (fmr_attr->max_maps == 0)) {
  715. ehca_err(pd->device, "bad input values: fmr_attr->max_pages=%x "
  716. "fmr_attr->max_maps=%x fmr_attr->page_shift=%x",
  717. fmr_attr->max_pages, fmr_attr->max_maps,
  718. fmr_attr->page_shift);
  719. ib_fmr = ERR_PTR(-EINVAL);
  720. goto alloc_fmr_exit0;
  721. }
  722. hw_pgsize = ehca_get_max_hwpage_size(shca);
  723. if ((1 << fmr_attr->page_shift) != hw_pgsize) {
  724. ehca_err(pd->device, "unsupported fmr_attr->page_shift=%x",
  725. fmr_attr->page_shift);
  726. ib_fmr = ERR_PTR(-EINVAL);
  727. goto alloc_fmr_exit0;
  728. }
  729. e_fmr = ehca_mr_new();
  730. if (!e_fmr) {
  731. ib_fmr = ERR_PTR(-ENOMEM);
  732. goto alloc_fmr_exit0;
  733. }
  734. e_fmr->flags |= EHCA_MR_FLAG_FMR;
  735. /* register MR on HCA */
  736. memset(&pginfo, 0, sizeof(pginfo));
  737. /*
  738. * pginfo.num_hwpages==0, ie register_rpages() will not be called
  739. * but deferred to map_phys_fmr()
  740. */
  741. ret = ehca_reg_mr(shca, e_fmr, NULL,
  742. fmr_attr->max_pages * (1 << fmr_attr->page_shift),
  743. mr_access_flags, e_pd, &pginfo,
  744. &tmp_lkey, &tmp_rkey);
  745. if (ret) {
  746. ib_fmr = ERR_PTR(ret);
  747. goto alloc_fmr_exit1;
  748. }
  749. /* successful */
  750. e_fmr->hwpage_size = hw_pgsize;
  751. e_fmr->fmr_page_size = 1 << fmr_attr->page_shift;
  752. e_fmr->fmr_max_pages = fmr_attr->max_pages;
  753. e_fmr->fmr_max_maps = fmr_attr->max_maps;
  754. e_fmr->fmr_map_cnt = 0;
  755. return &e_fmr->ib.ib_fmr;
  756. alloc_fmr_exit1:
  757. ehca_mr_delete(e_fmr);
  758. alloc_fmr_exit0:
  759. return ib_fmr;
  760. } /* end ehca_alloc_fmr() */
  761. /*----------------------------------------------------------------------*/
  762. int ehca_map_phys_fmr(struct ib_fmr *fmr,
  763. u64 *page_list,
  764. int list_len,
  765. u64 iova)
  766. {
  767. int ret;
  768. struct ehca_shca *shca =
  769. container_of(fmr->device, struct ehca_shca, ib_device);
  770. struct ehca_mr *e_fmr = container_of(fmr, struct ehca_mr, ib.ib_fmr);
  771. struct ehca_pd *e_pd = container_of(fmr->pd, struct ehca_pd, ib_pd);
  772. struct ehca_mr_pginfo pginfo;
  773. u32 tmp_lkey, tmp_rkey;
  774. if (!(e_fmr->flags & EHCA_MR_FLAG_FMR)) {
  775. ehca_err(fmr->device, "not a FMR, e_fmr=%p e_fmr->flags=%x",
  776. e_fmr, e_fmr->flags);
  777. ret = -EINVAL;
  778. goto map_phys_fmr_exit0;
  779. }
  780. ret = ehca_fmr_check_page_list(e_fmr, page_list, list_len);
  781. if (ret)
  782. goto map_phys_fmr_exit0;
  783. if (iova % e_fmr->fmr_page_size) {
  784. /* only whole-numbered pages */
  785. ehca_err(fmr->device, "bad iova, iova=%lx fmr_page_size=%x",
  786. iova, e_fmr->fmr_page_size);
  787. ret = -EINVAL;
  788. goto map_phys_fmr_exit0;
  789. }
  790. if (e_fmr->fmr_map_cnt >= e_fmr->fmr_max_maps) {
  791. /* HCAD does not limit the maps, however trace this anyway */
  792. ehca_info(fmr->device, "map limit exceeded, fmr=%p "
  793. "e_fmr->fmr_map_cnt=%x e_fmr->fmr_max_maps=%x",
  794. fmr, e_fmr->fmr_map_cnt, e_fmr->fmr_max_maps);
  795. }
  796. memset(&pginfo, 0, sizeof(pginfo));
  797. pginfo.type = EHCA_MR_PGI_FMR;
  798. pginfo.num_kpages = list_len;
  799. pginfo.hwpage_size = e_fmr->hwpage_size;
  800. pginfo.num_hwpages =
  801. list_len * e_fmr->fmr_page_size / pginfo.hwpage_size;
  802. pginfo.u.fmr.page_list = page_list;
  803. pginfo.next_hwpage =
  804. (iova & (e_fmr->fmr_page_size-1)) / pginfo.hwpage_size;
  805. pginfo.u.fmr.fmr_pgsize = e_fmr->fmr_page_size;
  806. ret = ehca_rereg_mr(shca, e_fmr, (u64 *)iova,
  807. list_len * e_fmr->fmr_page_size,
  808. e_fmr->acl, e_pd, &pginfo, &tmp_lkey, &tmp_rkey);
  809. if (ret)
  810. goto map_phys_fmr_exit0;
  811. /* successful reregistration */
  812. e_fmr->fmr_map_cnt++;
  813. e_fmr->ib.ib_fmr.lkey = tmp_lkey;
  814. e_fmr->ib.ib_fmr.rkey = tmp_rkey;
  815. return 0;
  816. map_phys_fmr_exit0:
  817. if (ret)
  818. ehca_err(fmr->device, "ret=%i fmr=%p page_list=%p list_len=%x "
  819. "iova=%lx", ret, fmr, page_list, list_len, iova);
  820. return ret;
  821. } /* end ehca_map_phys_fmr() */
  822. /*----------------------------------------------------------------------*/
  823. int ehca_unmap_fmr(struct list_head *fmr_list)
  824. {
  825. int ret = 0;
  826. struct ib_fmr *ib_fmr;
  827. struct ehca_shca *shca = NULL;
  828. struct ehca_shca *prev_shca;
  829. struct ehca_mr *e_fmr;
  830. u32 num_fmr = 0;
  831. u32 unmap_fmr_cnt = 0;
  832. /* check all FMR belong to same SHCA, and check internal flag */
  833. list_for_each_entry(ib_fmr, fmr_list, list) {
  834. prev_shca = shca;
  835. if (!ib_fmr) {
  836. ehca_gen_err("bad fmr=%p in list", ib_fmr);
  837. ret = -EINVAL;
  838. goto unmap_fmr_exit0;
  839. }
  840. shca = container_of(ib_fmr->device, struct ehca_shca,
  841. ib_device);
  842. e_fmr = container_of(ib_fmr, struct ehca_mr, ib.ib_fmr);
  843. if ((shca != prev_shca) && prev_shca) {
  844. ehca_err(&shca->ib_device, "SHCA mismatch, shca=%p "
  845. "prev_shca=%p e_fmr=%p",
  846. shca, prev_shca, e_fmr);
  847. ret = -EINVAL;
  848. goto unmap_fmr_exit0;
  849. }
  850. if (!(e_fmr->flags & EHCA_MR_FLAG_FMR)) {
  851. ehca_err(&shca->ib_device, "not a FMR, e_fmr=%p "
  852. "e_fmr->flags=%x", e_fmr, e_fmr->flags);
  853. ret = -EINVAL;
  854. goto unmap_fmr_exit0;
  855. }
  856. num_fmr++;
  857. }
  858. /* loop over all FMRs to unmap */
  859. list_for_each_entry(ib_fmr, fmr_list, list) {
  860. unmap_fmr_cnt++;
  861. e_fmr = container_of(ib_fmr, struct ehca_mr, ib.ib_fmr);
  862. shca = container_of(ib_fmr->device, struct ehca_shca,
  863. ib_device);
  864. ret = ehca_unmap_one_fmr(shca, e_fmr);
  865. if (ret) {
  866. /* unmap failed, stop unmapping of rest of FMRs */
  867. ehca_err(&shca->ib_device, "unmap of one FMR failed, "
  868. "stop rest, e_fmr=%p num_fmr=%x "
  869. "unmap_fmr_cnt=%x lkey=%x", e_fmr, num_fmr,
  870. unmap_fmr_cnt, e_fmr->ib.ib_fmr.lkey);
  871. goto unmap_fmr_exit0;
  872. }
  873. }
  874. unmap_fmr_exit0:
  875. if (ret)
  876. ehca_gen_err("ret=%i fmr_list=%p num_fmr=%x unmap_fmr_cnt=%x",
  877. ret, fmr_list, num_fmr, unmap_fmr_cnt);
  878. return ret;
  879. } /* end ehca_unmap_fmr() */
  880. /*----------------------------------------------------------------------*/
  881. int ehca_dealloc_fmr(struct ib_fmr *fmr)
  882. {
  883. int ret;
  884. u64 h_ret;
  885. struct ehca_shca *shca =
  886. container_of(fmr->device, struct ehca_shca, ib_device);
  887. struct ehca_mr *e_fmr = container_of(fmr, struct ehca_mr, ib.ib_fmr);
  888. if (!(e_fmr->flags & EHCA_MR_FLAG_FMR)) {
  889. ehca_err(fmr->device, "not a FMR, e_fmr=%p e_fmr->flags=%x",
  890. e_fmr, e_fmr->flags);
  891. ret = -EINVAL;
  892. goto free_fmr_exit0;
  893. }
  894. h_ret = hipz_h_free_resource_mr(shca->ipz_hca_handle, e_fmr);
  895. if (h_ret != H_SUCCESS) {
  896. ehca_err(fmr->device, "hipz_free_mr failed, h_ret=%li e_fmr=%p "
  897. "hca_hndl=%lx fmr_hndl=%lx fmr->lkey=%x",
  898. h_ret, e_fmr, shca->ipz_hca_handle.handle,
  899. e_fmr->ipz_mr_handle.handle, fmr->lkey);
  900. ret = ehca2ib_return_code(h_ret);
  901. goto free_fmr_exit0;
  902. }
  903. /* successful deregistration */
  904. ehca_mr_delete(e_fmr);
  905. return 0;
  906. free_fmr_exit0:
  907. if (ret)
  908. ehca_err(&shca->ib_device, "ret=%i fmr=%p", ret, fmr);
  909. return ret;
  910. } /* end ehca_dealloc_fmr() */
  911. /*----------------------------------------------------------------------*/
  912. int ehca_reg_mr(struct ehca_shca *shca,
  913. struct ehca_mr *e_mr,
  914. u64 *iova_start,
  915. u64 size,
  916. int acl,
  917. struct ehca_pd *e_pd,
  918. struct ehca_mr_pginfo *pginfo,
  919. u32 *lkey, /*OUT*/
  920. u32 *rkey) /*OUT*/
  921. {
  922. int ret;
  923. u64 h_ret;
  924. u32 hipz_acl;
  925. struct ehca_mr_hipzout_parms hipzout;
  926. ehca_mrmw_map_acl(acl, &hipz_acl);
  927. ehca_mrmw_set_pgsize_hipz_acl(pginfo->hwpage_size, &hipz_acl);
  928. if (ehca_use_hp_mr == 1)
  929. hipz_acl |= 0x00000001;
  930. h_ret = hipz_h_alloc_resource_mr(shca->ipz_hca_handle, e_mr,
  931. (u64)iova_start, size, hipz_acl,
  932. e_pd->fw_pd, &hipzout);
  933. if (h_ret != H_SUCCESS) {
  934. ehca_err(&shca->ib_device, "hipz_alloc_mr failed, h_ret=%li "
  935. "hca_hndl=%lx", h_ret, shca->ipz_hca_handle.handle);
  936. ret = ehca2ib_return_code(h_ret);
  937. goto ehca_reg_mr_exit0;
  938. }
  939. e_mr->ipz_mr_handle = hipzout.handle;
  940. ret = ehca_reg_mr_rpages(shca, e_mr, pginfo);
  941. if (ret)
  942. goto ehca_reg_mr_exit1;
  943. /* successful registration */
  944. e_mr->num_kpages = pginfo->num_kpages;
  945. e_mr->num_hwpages = pginfo->num_hwpages;
  946. e_mr->hwpage_size = pginfo->hwpage_size;
  947. e_mr->start = iova_start;
  948. e_mr->size = size;
  949. e_mr->acl = acl;
  950. *lkey = hipzout.lkey;
  951. *rkey = hipzout.rkey;
  952. return 0;
  953. ehca_reg_mr_exit1:
  954. h_ret = hipz_h_free_resource_mr(shca->ipz_hca_handle, e_mr);
  955. if (h_ret != H_SUCCESS) {
  956. ehca_err(&shca->ib_device, "h_ret=%li shca=%p e_mr=%p "
  957. "iova_start=%p size=%lx acl=%x e_pd=%p lkey=%x "
  958. "pginfo=%p num_kpages=%lx num_hwpages=%lx ret=%i",
  959. h_ret, shca, e_mr, iova_start, size, acl, e_pd,
  960. hipzout.lkey, pginfo, pginfo->num_kpages,
  961. pginfo->num_hwpages, ret);
  962. ehca_err(&shca->ib_device, "internal error in ehca_reg_mr, "
  963. "not recoverable");
  964. }
  965. ehca_reg_mr_exit0:
  966. if (ret)
  967. ehca_err(&shca->ib_device, "ret=%i shca=%p e_mr=%p "
  968. "iova_start=%p size=%lx acl=%x e_pd=%p pginfo=%p "
  969. "num_kpages=%lx num_hwpages=%lx",
  970. ret, shca, e_mr, iova_start, size, acl, e_pd, pginfo,
  971. pginfo->num_kpages, pginfo->num_hwpages);
  972. return ret;
  973. } /* end ehca_reg_mr() */
  974. /*----------------------------------------------------------------------*/
  975. int ehca_reg_mr_rpages(struct ehca_shca *shca,
  976. struct ehca_mr *e_mr,
  977. struct ehca_mr_pginfo *pginfo)
  978. {
  979. int ret = 0;
  980. u64 h_ret;
  981. u32 rnum;
  982. u64 rpage;
  983. u32 i;
  984. u64 *kpage;
  985. if (!pginfo->num_hwpages) /* in case of fmr */
  986. return 0;
  987. kpage = ehca_alloc_fw_ctrlblock(GFP_KERNEL);
  988. if (!kpage) {
  989. ehca_err(&shca->ib_device, "kpage alloc failed");
  990. ret = -ENOMEM;
  991. goto ehca_reg_mr_rpages_exit0;
  992. }
  993. /* max MAX_RPAGES ehca mr pages per register call */
  994. for (i = 0; i < NUM_CHUNKS(pginfo->num_hwpages, MAX_RPAGES); i++) {
  995. if (i == NUM_CHUNKS(pginfo->num_hwpages, MAX_RPAGES) - 1) {
  996. rnum = pginfo->num_hwpages % MAX_RPAGES; /* last shot */
  997. if (rnum == 0)
  998. rnum = MAX_RPAGES; /* last shot is full */
  999. } else
  1000. rnum = MAX_RPAGES;
  1001. ret = ehca_set_pagebuf(pginfo, rnum, kpage);
  1002. if (ret) {
  1003. ehca_err(&shca->ib_device, "ehca_set_pagebuf "
  1004. "bad rc, ret=%i rnum=%x kpage=%p",
  1005. ret, rnum, kpage);
  1006. goto ehca_reg_mr_rpages_exit1;
  1007. }
  1008. if (rnum > 1) {
  1009. rpage = virt_to_abs(kpage);
  1010. if (!rpage) {
  1011. ehca_err(&shca->ib_device, "kpage=%p i=%x",
  1012. kpage, i);
  1013. ret = -EFAULT;
  1014. goto ehca_reg_mr_rpages_exit1;
  1015. }
  1016. } else
  1017. rpage = *kpage;
  1018. h_ret = hipz_h_register_rpage_mr(
  1019. shca->ipz_hca_handle, e_mr,
  1020. ehca_encode_hwpage_size(pginfo->hwpage_size),
  1021. 0, rpage, rnum);
  1022. if (i == NUM_CHUNKS(pginfo->num_hwpages, MAX_RPAGES) - 1) {
  1023. /*
  1024. * check for 'registration complete'==H_SUCCESS
  1025. * and for 'page registered'==H_PAGE_REGISTERED
  1026. */
  1027. if (h_ret != H_SUCCESS) {
  1028. ehca_err(&shca->ib_device, "last "
  1029. "hipz_reg_rpage_mr failed, h_ret=%li "
  1030. "e_mr=%p i=%x hca_hndl=%lx mr_hndl=%lx"
  1031. " lkey=%x", h_ret, e_mr, i,
  1032. shca->ipz_hca_handle.handle,
  1033. e_mr->ipz_mr_handle.handle,
  1034. e_mr->ib.ib_mr.lkey);
  1035. ret = ehca2ib_return_code(h_ret);
  1036. break;
  1037. } else
  1038. ret = 0;
  1039. } else if (h_ret != H_PAGE_REGISTERED) {
  1040. ehca_err(&shca->ib_device, "hipz_reg_rpage_mr failed, "
  1041. "h_ret=%li e_mr=%p i=%x lkey=%x hca_hndl=%lx "
  1042. "mr_hndl=%lx", h_ret, e_mr, i,
  1043. e_mr->ib.ib_mr.lkey,
  1044. shca->ipz_hca_handle.handle,
  1045. e_mr->ipz_mr_handle.handle);
  1046. ret = ehca2ib_return_code(h_ret);
  1047. break;
  1048. } else
  1049. ret = 0;
  1050. } /* end for(i) */
  1051. ehca_reg_mr_rpages_exit1:
  1052. ehca_free_fw_ctrlblock(kpage);
  1053. ehca_reg_mr_rpages_exit0:
  1054. if (ret)
  1055. ehca_err(&shca->ib_device, "ret=%i shca=%p e_mr=%p pginfo=%p "
  1056. "num_kpages=%lx num_hwpages=%lx", ret, shca, e_mr,
  1057. pginfo, pginfo->num_kpages, pginfo->num_hwpages);
  1058. return ret;
  1059. } /* end ehca_reg_mr_rpages() */
  1060. /*----------------------------------------------------------------------*/
  1061. inline int ehca_rereg_mr_rereg1(struct ehca_shca *shca,
  1062. struct ehca_mr *e_mr,
  1063. u64 *iova_start,
  1064. u64 size,
  1065. u32 acl,
  1066. struct ehca_pd *e_pd,
  1067. struct ehca_mr_pginfo *pginfo,
  1068. u32 *lkey, /*OUT*/
  1069. u32 *rkey) /*OUT*/
  1070. {
  1071. int ret;
  1072. u64 h_ret;
  1073. u32 hipz_acl;
  1074. u64 *kpage;
  1075. u64 rpage;
  1076. struct ehca_mr_pginfo pginfo_save;
  1077. struct ehca_mr_hipzout_parms hipzout;
  1078. ehca_mrmw_map_acl(acl, &hipz_acl);
  1079. ehca_mrmw_set_pgsize_hipz_acl(pginfo->hwpage_size, &hipz_acl);
  1080. kpage = ehca_alloc_fw_ctrlblock(GFP_KERNEL);
  1081. if (!kpage) {
  1082. ehca_err(&shca->ib_device, "kpage alloc failed");
  1083. ret = -ENOMEM;
  1084. goto ehca_rereg_mr_rereg1_exit0;
  1085. }
  1086. pginfo_save = *pginfo;
  1087. ret = ehca_set_pagebuf(pginfo, pginfo->num_hwpages, kpage);
  1088. if (ret) {
  1089. ehca_err(&shca->ib_device, "set pagebuf failed, e_mr=%p "
  1090. "pginfo=%p type=%x num_kpages=%lx num_hwpages=%lx "
  1091. "kpage=%p", e_mr, pginfo, pginfo->type,
  1092. pginfo->num_kpages, pginfo->num_hwpages, kpage);
  1093. goto ehca_rereg_mr_rereg1_exit1;
  1094. }
  1095. rpage = virt_to_abs(kpage);
  1096. if (!rpage) {
  1097. ehca_err(&shca->ib_device, "kpage=%p", kpage);
  1098. ret = -EFAULT;
  1099. goto ehca_rereg_mr_rereg1_exit1;
  1100. }
  1101. h_ret = hipz_h_reregister_pmr(shca->ipz_hca_handle, e_mr,
  1102. (u64)iova_start, size, hipz_acl,
  1103. e_pd->fw_pd, rpage, &hipzout);
  1104. if (h_ret != H_SUCCESS) {
  1105. /*
  1106. * reregistration unsuccessful, try it again with the 3 hCalls,
  1107. * e.g. this is required in case H_MR_CONDITION
  1108. * (MW bound or MR is shared)
  1109. */
  1110. ehca_warn(&shca->ib_device, "hipz_h_reregister_pmr failed "
  1111. "(Rereg1), h_ret=%li e_mr=%p", h_ret, e_mr);
  1112. *pginfo = pginfo_save;
  1113. ret = -EAGAIN;
  1114. } else if ((u64 *)hipzout.vaddr != iova_start) {
  1115. ehca_err(&shca->ib_device, "PHYP changed iova_start in "
  1116. "rereg_pmr, iova_start=%p iova_start_out=%lx e_mr=%p "
  1117. "mr_handle=%lx lkey=%x lkey_out=%x", iova_start,
  1118. hipzout.vaddr, e_mr, e_mr->ipz_mr_handle.handle,
  1119. e_mr->ib.ib_mr.lkey, hipzout.lkey);
  1120. ret = -EFAULT;
  1121. } else {
  1122. /*
  1123. * successful reregistration
  1124. * note: start and start_out are identical for eServer HCAs
  1125. */
  1126. e_mr->num_kpages = pginfo->num_kpages;
  1127. e_mr->num_hwpages = pginfo->num_hwpages;
  1128. e_mr->hwpage_size = pginfo->hwpage_size;
  1129. e_mr->start = iova_start;
  1130. e_mr->size = size;
  1131. e_mr->acl = acl;
  1132. *lkey = hipzout.lkey;
  1133. *rkey = hipzout.rkey;
  1134. }
  1135. ehca_rereg_mr_rereg1_exit1:
  1136. ehca_free_fw_ctrlblock(kpage);
  1137. ehca_rereg_mr_rereg1_exit0:
  1138. if ( ret && (ret != -EAGAIN) )
  1139. ehca_err(&shca->ib_device, "ret=%i lkey=%x rkey=%x "
  1140. "pginfo=%p num_kpages=%lx num_hwpages=%lx",
  1141. ret, *lkey, *rkey, pginfo, pginfo->num_kpages,
  1142. pginfo->num_hwpages);
  1143. return ret;
  1144. } /* end ehca_rereg_mr_rereg1() */
  1145. /*----------------------------------------------------------------------*/
  1146. int ehca_rereg_mr(struct ehca_shca *shca,
  1147. struct ehca_mr *e_mr,
  1148. u64 *iova_start,
  1149. u64 size,
  1150. int acl,
  1151. struct ehca_pd *e_pd,
  1152. struct ehca_mr_pginfo *pginfo,
  1153. u32 *lkey,
  1154. u32 *rkey)
  1155. {
  1156. int ret = 0;
  1157. u64 h_ret;
  1158. int rereg_1_hcall = 1; /* 1: use hipz_h_reregister_pmr directly */
  1159. int rereg_3_hcall = 0; /* 1: use 3 hipz calls for reregistration */
  1160. /* first determine reregistration hCall(s) */
  1161. if ((pginfo->num_hwpages > MAX_RPAGES) ||
  1162. (e_mr->num_hwpages > MAX_RPAGES) ||
  1163. (pginfo->num_hwpages > e_mr->num_hwpages)) {
  1164. ehca_dbg(&shca->ib_device, "Rereg3 case, "
  1165. "pginfo->num_hwpages=%lx e_mr->num_hwpages=%x",
  1166. pginfo->num_hwpages, e_mr->num_hwpages);
  1167. rereg_1_hcall = 0;
  1168. rereg_3_hcall = 1;
  1169. }
  1170. if (e_mr->flags & EHCA_MR_FLAG_MAXMR) { /* check for max-MR */
  1171. rereg_1_hcall = 0;
  1172. rereg_3_hcall = 1;
  1173. e_mr->flags &= ~EHCA_MR_FLAG_MAXMR;
  1174. ehca_err(&shca->ib_device, "Rereg MR for max-MR! e_mr=%p",
  1175. e_mr);
  1176. }
  1177. if (rereg_1_hcall) {
  1178. ret = ehca_rereg_mr_rereg1(shca, e_mr, iova_start, size,
  1179. acl, e_pd, pginfo, lkey, rkey);
  1180. if (ret) {
  1181. if (ret == -EAGAIN)
  1182. rereg_3_hcall = 1;
  1183. else
  1184. goto ehca_rereg_mr_exit0;
  1185. }
  1186. }
  1187. if (rereg_3_hcall) {
  1188. struct ehca_mr save_mr;
  1189. /* first deregister old MR */
  1190. h_ret = hipz_h_free_resource_mr(shca->ipz_hca_handle, e_mr);
  1191. if (h_ret != H_SUCCESS) {
  1192. ehca_err(&shca->ib_device, "hipz_free_mr failed, "
  1193. "h_ret=%li e_mr=%p hca_hndl=%lx mr_hndl=%lx "
  1194. "mr->lkey=%x",
  1195. h_ret, e_mr, shca->ipz_hca_handle.handle,
  1196. e_mr->ipz_mr_handle.handle,
  1197. e_mr->ib.ib_mr.lkey);
  1198. ret = ehca2ib_return_code(h_ret);
  1199. goto ehca_rereg_mr_exit0;
  1200. }
  1201. /* clean ehca_mr_t, without changing struct ib_mr and lock */
  1202. save_mr = *e_mr;
  1203. ehca_mr_deletenew(e_mr);
  1204. /* set some MR values */
  1205. e_mr->flags = save_mr.flags;
  1206. e_mr->hwpage_size = save_mr.hwpage_size;
  1207. e_mr->fmr_page_size = save_mr.fmr_page_size;
  1208. e_mr->fmr_max_pages = save_mr.fmr_max_pages;
  1209. e_mr->fmr_max_maps = save_mr.fmr_max_maps;
  1210. e_mr->fmr_map_cnt = save_mr.fmr_map_cnt;
  1211. ret = ehca_reg_mr(shca, e_mr, iova_start, size, acl,
  1212. e_pd, pginfo, lkey, rkey);
  1213. if (ret) {
  1214. u32 offset = (u64)(&e_mr->flags) - (u64)e_mr;
  1215. memcpy(&e_mr->flags, &(save_mr.flags),
  1216. sizeof(struct ehca_mr) - offset);
  1217. goto ehca_rereg_mr_exit0;
  1218. }
  1219. }
  1220. ehca_rereg_mr_exit0:
  1221. if (ret)
  1222. ehca_err(&shca->ib_device, "ret=%i shca=%p e_mr=%p "
  1223. "iova_start=%p size=%lx acl=%x e_pd=%p pginfo=%p "
  1224. "num_kpages=%lx lkey=%x rkey=%x rereg_1_hcall=%x "
  1225. "rereg_3_hcall=%x", ret, shca, e_mr, iova_start, size,
  1226. acl, e_pd, pginfo, pginfo->num_kpages, *lkey, *rkey,
  1227. rereg_1_hcall, rereg_3_hcall);
  1228. return ret;
  1229. } /* end ehca_rereg_mr() */
  1230. /*----------------------------------------------------------------------*/
  1231. int ehca_unmap_one_fmr(struct ehca_shca *shca,
  1232. struct ehca_mr *e_fmr)
  1233. {
  1234. int ret = 0;
  1235. u64 h_ret;
  1236. struct ehca_pd *e_pd =
  1237. container_of(e_fmr->ib.ib_fmr.pd, struct ehca_pd, ib_pd);
  1238. struct ehca_mr save_fmr;
  1239. u32 tmp_lkey, tmp_rkey;
  1240. struct ehca_mr_pginfo pginfo;
  1241. struct ehca_mr_hipzout_parms hipzout;
  1242. struct ehca_mr save_mr;
  1243. if (e_fmr->fmr_max_pages <= MAX_RPAGES) {
  1244. /*
  1245. * note: after using rereg hcall with len=0,
  1246. * rereg hcall must be used again for registering pages
  1247. */
  1248. h_ret = hipz_h_reregister_pmr(shca->ipz_hca_handle, e_fmr, 0,
  1249. 0, 0, e_pd->fw_pd, 0, &hipzout);
  1250. if (h_ret == H_SUCCESS) {
  1251. /* successful reregistration */
  1252. e_fmr->start = NULL;
  1253. e_fmr->size = 0;
  1254. tmp_lkey = hipzout.lkey;
  1255. tmp_rkey = hipzout.rkey;
  1256. return 0;
  1257. }
  1258. /*
  1259. * should not happen, because length checked above,
  1260. * FMRs are not shared and no MW bound to FMRs
  1261. */
  1262. ehca_err(&shca->ib_device, "hipz_reregister_pmr failed "
  1263. "(Rereg1), h_ret=%li e_fmr=%p hca_hndl=%lx "
  1264. "mr_hndl=%lx lkey=%x lkey_out=%x",
  1265. h_ret, e_fmr, shca->ipz_hca_handle.handle,
  1266. e_fmr->ipz_mr_handle.handle,
  1267. e_fmr->ib.ib_fmr.lkey, hipzout.lkey);
  1268. /* try free and rereg */
  1269. }
  1270. /* first free old FMR */
  1271. h_ret = hipz_h_free_resource_mr(shca->ipz_hca_handle, e_fmr);
  1272. if (h_ret != H_SUCCESS) {
  1273. ehca_err(&shca->ib_device, "hipz_free_mr failed, "
  1274. "h_ret=%li e_fmr=%p hca_hndl=%lx mr_hndl=%lx "
  1275. "lkey=%x",
  1276. h_ret, e_fmr, shca->ipz_hca_handle.handle,
  1277. e_fmr->ipz_mr_handle.handle,
  1278. e_fmr->ib.ib_fmr.lkey);
  1279. ret = ehca2ib_return_code(h_ret);
  1280. goto ehca_unmap_one_fmr_exit0;
  1281. }
  1282. /* clean ehca_mr_t, without changing lock */
  1283. save_fmr = *e_fmr;
  1284. ehca_mr_deletenew(e_fmr);
  1285. /* set some MR values */
  1286. e_fmr->flags = save_fmr.flags;
  1287. e_fmr->hwpage_size = save_fmr.hwpage_size;
  1288. e_fmr->fmr_page_size = save_fmr.fmr_page_size;
  1289. e_fmr->fmr_max_pages = save_fmr.fmr_max_pages;
  1290. e_fmr->fmr_max_maps = save_fmr.fmr_max_maps;
  1291. e_fmr->fmr_map_cnt = save_fmr.fmr_map_cnt;
  1292. e_fmr->acl = save_fmr.acl;
  1293. memset(&pginfo, 0, sizeof(pginfo));
  1294. pginfo.type = EHCA_MR_PGI_FMR;
  1295. ret = ehca_reg_mr(shca, e_fmr, NULL,
  1296. (e_fmr->fmr_max_pages * e_fmr->fmr_page_size),
  1297. e_fmr->acl, e_pd, &pginfo, &tmp_lkey,
  1298. &tmp_rkey);
  1299. if (ret) {
  1300. u32 offset = (u64)(&e_fmr->flags) - (u64)e_fmr;
  1301. memcpy(&e_fmr->flags, &(save_mr.flags),
  1302. sizeof(struct ehca_mr) - offset);
  1303. }
  1304. ehca_unmap_one_fmr_exit0:
  1305. if (ret)
  1306. ehca_err(&shca->ib_device, "ret=%i tmp_lkey=%x tmp_rkey=%x "
  1307. "fmr_max_pages=%x",
  1308. ret, tmp_lkey, tmp_rkey, e_fmr->fmr_max_pages);
  1309. return ret;
  1310. } /* end ehca_unmap_one_fmr() */
  1311. /*----------------------------------------------------------------------*/
  1312. int ehca_reg_smr(struct ehca_shca *shca,
  1313. struct ehca_mr *e_origmr,
  1314. struct ehca_mr *e_newmr,
  1315. u64 *iova_start,
  1316. int acl,
  1317. struct ehca_pd *e_pd,
  1318. u32 *lkey, /*OUT*/
  1319. u32 *rkey) /*OUT*/
  1320. {
  1321. int ret = 0;
  1322. u64 h_ret;
  1323. u32 hipz_acl;
  1324. struct ehca_mr_hipzout_parms hipzout;
  1325. ehca_mrmw_map_acl(acl, &hipz_acl);
  1326. ehca_mrmw_set_pgsize_hipz_acl(e_origmr->hwpage_size, &hipz_acl);
  1327. h_ret = hipz_h_register_smr(shca->ipz_hca_handle, e_newmr, e_origmr,
  1328. (u64)iova_start, hipz_acl, e_pd->fw_pd,
  1329. &hipzout);
  1330. if (h_ret != H_SUCCESS) {
  1331. ehca_err(&shca->ib_device, "hipz_reg_smr failed, h_ret=%li "
  1332. "shca=%p e_origmr=%p e_newmr=%p iova_start=%p acl=%x "
  1333. "e_pd=%p hca_hndl=%lx mr_hndl=%lx lkey=%x",
  1334. h_ret, shca, e_origmr, e_newmr, iova_start, acl, e_pd,
  1335. shca->ipz_hca_handle.handle,
  1336. e_origmr->ipz_mr_handle.handle,
  1337. e_origmr->ib.ib_mr.lkey);
  1338. ret = ehca2ib_return_code(h_ret);
  1339. goto ehca_reg_smr_exit0;
  1340. }
  1341. /* successful registration */
  1342. e_newmr->num_kpages = e_origmr->num_kpages;
  1343. e_newmr->num_hwpages = e_origmr->num_hwpages;
  1344. e_newmr->hwpage_size = e_origmr->hwpage_size;
  1345. e_newmr->start = iova_start;
  1346. e_newmr->size = e_origmr->size;
  1347. e_newmr->acl = acl;
  1348. e_newmr->ipz_mr_handle = hipzout.handle;
  1349. *lkey = hipzout.lkey;
  1350. *rkey = hipzout.rkey;
  1351. return 0;
  1352. ehca_reg_smr_exit0:
  1353. if (ret)
  1354. ehca_err(&shca->ib_device, "ret=%i shca=%p e_origmr=%p "
  1355. "e_newmr=%p iova_start=%p acl=%x e_pd=%p",
  1356. ret, shca, e_origmr, e_newmr, iova_start, acl, e_pd);
  1357. return ret;
  1358. } /* end ehca_reg_smr() */
  1359. /*----------------------------------------------------------------------*/
  1360. /* register internal max-MR to internal SHCA */
  1361. int ehca_reg_internal_maxmr(
  1362. struct ehca_shca *shca,
  1363. struct ehca_pd *e_pd,
  1364. struct ehca_mr **e_maxmr) /*OUT*/
  1365. {
  1366. int ret;
  1367. struct ehca_mr *e_mr;
  1368. u64 *iova_start;
  1369. u64 size_maxmr;
  1370. struct ehca_mr_pginfo pginfo;
  1371. struct ib_phys_buf ib_pbuf;
  1372. u32 num_kpages;
  1373. u32 num_hwpages;
  1374. u64 hw_pgsize;
  1375. e_mr = ehca_mr_new();
  1376. if (!e_mr) {
  1377. ehca_err(&shca->ib_device, "out of memory");
  1378. ret = -ENOMEM;
  1379. goto ehca_reg_internal_maxmr_exit0;
  1380. }
  1381. e_mr->flags |= EHCA_MR_FLAG_MAXMR;
  1382. /* register internal max-MR on HCA */
  1383. size_maxmr = (u64)high_memory - PAGE_OFFSET;
  1384. iova_start = (u64 *)KERNELBASE;
  1385. ib_pbuf.addr = 0;
  1386. ib_pbuf.size = size_maxmr;
  1387. num_kpages = NUM_CHUNKS(((u64)iova_start % PAGE_SIZE) + size_maxmr,
  1388. PAGE_SIZE);
  1389. hw_pgsize = ehca_get_max_hwpage_size(shca);
  1390. num_hwpages = NUM_CHUNKS(((u64)iova_start % hw_pgsize) + size_maxmr,
  1391. hw_pgsize);
  1392. memset(&pginfo, 0, sizeof(pginfo));
  1393. pginfo.type = EHCA_MR_PGI_PHYS;
  1394. pginfo.num_kpages = num_kpages;
  1395. pginfo.num_hwpages = num_hwpages;
  1396. pginfo.hwpage_size = hw_pgsize;
  1397. pginfo.u.phy.num_phys_buf = 1;
  1398. pginfo.u.phy.phys_buf_array = &ib_pbuf;
  1399. ret = ehca_reg_mr(shca, e_mr, iova_start, size_maxmr, 0, e_pd,
  1400. &pginfo, &e_mr->ib.ib_mr.lkey,
  1401. &e_mr->ib.ib_mr.rkey);
  1402. if (ret) {
  1403. ehca_err(&shca->ib_device, "reg of internal max MR failed, "
  1404. "e_mr=%p iova_start=%p size_maxmr=%lx num_kpages=%x "
  1405. "num_hwpages=%x", e_mr, iova_start, size_maxmr,
  1406. num_kpages, num_hwpages);
  1407. goto ehca_reg_internal_maxmr_exit1;
  1408. }
  1409. /* successful registration of all pages */
  1410. e_mr->ib.ib_mr.device = e_pd->ib_pd.device;
  1411. e_mr->ib.ib_mr.pd = &e_pd->ib_pd;
  1412. e_mr->ib.ib_mr.uobject = NULL;
  1413. atomic_inc(&(e_pd->ib_pd.usecnt));
  1414. atomic_set(&(e_mr->ib.ib_mr.usecnt), 0);
  1415. *e_maxmr = e_mr;
  1416. return 0;
  1417. ehca_reg_internal_maxmr_exit1:
  1418. ehca_mr_delete(e_mr);
  1419. ehca_reg_internal_maxmr_exit0:
  1420. if (ret)
  1421. ehca_err(&shca->ib_device, "ret=%i shca=%p e_pd=%p e_maxmr=%p",
  1422. ret, shca, e_pd, e_maxmr);
  1423. return ret;
  1424. } /* end ehca_reg_internal_maxmr() */
  1425. /*----------------------------------------------------------------------*/
  1426. int ehca_reg_maxmr(struct ehca_shca *shca,
  1427. struct ehca_mr *e_newmr,
  1428. u64 *iova_start,
  1429. int acl,
  1430. struct ehca_pd *e_pd,
  1431. u32 *lkey,
  1432. u32 *rkey)
  1433. {
  1434. u64 h_ret;
  1435. struct ehca_mr *e_origmr = shca->maxmr;
  1436. u32 hipz_acl;
  1437. struct ehca_mr_hipzout_parms hipzout;
  1438. ehca_mrmw_map_acl(acl, &hipz_acl);
  1439. ehca_mrmw_set_pgsize_hipz_acl(e_origmr->hwpage_size, &hipz_acl);
  1440. h_ret = hipz_h_register_smr(shca->ipz_hca_handle, e_newmr, e_origmr,
  1441. (u64)iova_start, hipz_acl, e_pd->fw_pd,
  1442. &hipzout);
  1443. if (h_ret != H_SUCCESS) {
  1444. ehca_err(&shca->ib_device, "hipz_reg_smr failed, h_ret=%li "
  1445. "e_origmr=%p hca_hndl=%lx mr_hndl=%lx lkey=%x",
  1446. h_ret, e_origmr, shca->ipz_hca_handle.handle,
  1447. e_origmr->ipz_mr_handle.handle,
  1448. e_origmr->ib.ib_mr.lkey);
  1449. return ehca2ib_return_code(h_ret);
  1450. }
  1451. /* successful registration */
  1452. e_newmr->num_kpages = e_origmr->num_kpages;
  1453. e_newmr->num_hwpages = e_origmr->num_hwpages;
  1454. e_newmr->hwpage_size = e_origmr->hwpage_size;
  1455. e_newmr->start = iova_start;
  1456. e_newmr->size = e_origmr->size;
  1457. e_newmr->acl = acl;
  1458. e_newmr->ipz_mr_handle = hipzout.handle;
  1459. *lkey = hipzout.lkey;
  1460. *rkey = hipzout.rkey;
  1461. return 0;
  1462. } /* end ehca_reg_maxmr() */
  1463. /*----------------------------------------------------------------------*/
  1464. int ehca_dereg_internal_maxmr(struct ehca_shca *shca)
  1465. {
  1466. int ret;
  1467. struct ehca_mr *e_maxmr;
  1468. struct ib_pd *ib_pd;
  1469. if (!shca->maxmr) {
  1470. ehca_err(&shca->ib_device, "bad call, shca=%p", shca);
  1471. ret = -EINVAL;
  1472. goto ehca_dereg_internal_maxmr_exit0;
  1473. }
  1474. e_maxmr = shca->maxmr;
  1475. ib_pd = e_maxmr->ib.ib_mr.pd;
  1476. shca->maxmr = NULL; /* remove internal max-MR indication from SHCA */
  1477. ret = ehca_dereg_mr(&e_maxmr->ib.ib_mr);
  1478. if (ret) {
  1479. ehca_err(&shca->ib_device, "dereg internal max-MR failed, "
  1480. "ret=%i e_maxmr=%p shca=%p lkey=%x",
  1481. ret, e_maxmr, shca, e_maxmr->ib.ib_mr.lkey);
  1482. shca->maxmr = e_maxmr;
  1483. goto ehca_dereg_internal_maxmr_exit0;
  1484. }
  1485. atomic_dec(&ib_pd->usecnt);
  1486. ehca_dereg_internal_maxmr_exit0:
  1487. if (ret)
  1488. ehca_err(&shca->ib_device, "ret=%i shca=%p shca->maxmr=%p",
  1489. ret, shca, shca->maxmr);
  1490. return ret;
  1491. } /* end ehca_dereg_internal_maxmr() */
  1492. /*----------------------------------------------------------------------*/
  1493. /*
  1494. * check physical buffer array of MR verbs for validness and
  1495. * calculates MR size
  1496. */
  1497. int ehca_mr_chk_buf_and_calc_size(struct ib_phys_buf *phys_buf_array,
  1498. int num_phys_buf,
  1499. u64 *iova_start,
  1500. u64 *size)
  1501. {
  1502. struct ib_phys_buf *pbuf = phys_buf_array;
  1503. u64 size_count = 0;
  1504. u32 i;
  1505. if (num_phys_buf == 0) {
  1506. ehca_gen_err("bad phys buf array len, num_phys_buf=0");
  1507. return -EINVAL;
  1508. }
  1509. /* check first buffer */
  1510. if (((u64)iova_start & ~PAGE_MASK) != (pbuf->addr & ~PAGE_MASK)) {
  1511. ehca_gen_err("iova_start/addr mismatch, iova_start=%p "
  1512. "pbuf->addr=%lx pbuf->size=%lx",
  1513. iova_start, pbuf->addr, pbuf->size);
  1514. return -EINVAL;
  1515. }
  1516. if (((pbuf->addr + pbuf->size) % PAGE_SIZE) &&
  1517. (num_phys_buf > 1)) {
  1518. ehca_gen_err("addr/size mismatch in 1st buf, pbuf->addr=%lx "
  1519. "pbuf->size=%lx", pbuf->addr, pbuf->size);
  1520. return -EINVAL;
  1521. }
  1522. for (i = 0; i < num_phys_buf; i++) {
  1523. if ((i > 0) && (pbuf->addr % PAGE_SIZE)) {
  1524. ehca_gen_err("bad address, i=%x pbuf->addr=%lx "
  1525. "pbuf->size=%lx",
  1526. i, pbuf->addr, pbuf->size);
  1527. return -EINVAL;
  1528. }
  1529. if (((i > 0) && /* not 1st */
  1530. (i < (num_phys_buf - 1)) && /* not last */
  1531. (pbuf->size % PAGE_SIZE)) || (pbuf->size == 0)) {
  1532. ehca_gen_err("bad size, i=%x pbuf->size=%lx",
  1533. i, pbuf->size);
  1534. return -EINVAL;
  1535. }
  1536. size_count += pbuf->size;
  1537. pbuf++;
  1538. }
  1539. *size = size_count;
  1540. return 0;
  1541. } /* end ehca_mr_chk_buf_and_calc_size() */
  1542. /*----------------------------------------------------------------------*/
  1543. /* check page list of map FMR verb for validness */
  1544. int ehca_fmr_check_page_list(struct ehca_mr *e_fmr,
  1545. u64 *page_list,
  1546. int list_len)
  1547. {
  1548. u32 i;
  1549. u64 *page;
  1550. if ((list_len == 0) || (list_len > e_fmr->fmr_max_pages)) {
  1551. ehca_gen_err("bad list_len, list_len=%x "
  1552. "e_fmr->fmr_max_pages=%x fmr=%p",
  1553. list_len, e_fmr->fmr_max_pages, e_fmr);
  1554. return -EINVAL;
  1555. }
  1556. /* each page must be aligned */
  1557. page = page_list;
  1558. for (i = 0; i < list_len; i++) {
  1559. if (*page % e_fmr->fmr_page_size) {
  1560. ehca_gen_err("bad page, i=%x *page=%lx page=%p fmr=%p "
  1561. "fmr_page_size=%x", i, *page, page, e_fmr,
  1562. e_fmr->fmr_page_size);
  1563. return -EINVAL;
  1564. }
  1565. page++;
  1566. }
  1567. return 0;
  1568. } /* end ehca_fmr_check_page_list() */
  1569. /*----------------------------------------------------------------------*/
  1570. /* PAGE_SIZE >= pginfo->hwpage_size */
  1571. static int ehca_set_pagebuf_user1(struct ehca_mr_pginfo *pginfo,
  1572. u32 number,
  1573. u64 *kpage)
  1574. {
  1575. int ret = 0;
  1576. struct ib_umem_chunk *prev_chunk;
  1577. struct ib_umem_chunk *chunk;
  1578. u64 pgaddr;
  1579. u32 i = 0;
  1580. u32 j = 0;
  1581. int hwpages_per_kpage = PAGE_SIZE / pginfo->hwpage_size;
  1582. /* loop over desired chunk entries */
  1583. chunk = pginfo->u.usr.next_chunk;
  1584. prev_chunk = pginfo->u.usr.next_chunk;
  1585. list_for_each_entry_continue(
  1586. chunk, (&(pginfo->u.usr.region->chunk_list)), list) {
  1587. for (i = pginfo->u.usr.next_nmap; i < chunk->nmap; ) {
  1588. pgaddr = page_to_pfn(chunk->page_list[i].page)
  1589. << PAGE_SHIFT ;
  1590. *kpage = phys_to_abs(pgaddr +
  1591. (pginfo->next_hwpage *
  1592. pginfo->hwpage_size));
  1593. if ( !(*kpage) ) {
  1594. ehca_gen_err("pgaddr=%lx "
  1595. "chunk->page_list[i]=%lx "
  1596. "i=%x next_hwpage=%lx",
  1597. pgaddr, (u64)sg_dma_address(
  1598. &chunk->page_list[i]),
  1599. i, pginfo->next_hwpage);
  1600. return -EFAULT;
  1601. }
  1602. (pginfo->hwpage_cnt)++;
  1603. (pginfo->next_hwpage)++;
  1604. kpage++;
  1605. if (pginfo->next_hwpage % hwpages_per_kpage == 0) {
  1606. (pginfo->kpage_cnt)++;
  1607. (pginfo->u.usr.next_nmap)++;
  1608. pginfo->next_hwpage = 0;
  1609. i++;
  1610. }
  1611. j++;
  1612. if (j >= number) break;
  1613. }
  1614. if ((pginfo->u.usr.next_nmap >= chunk->nmap) &&
  1615. (j >= number)) {
  1616. pginfo->u.usr.next_nmap = 0;
  1617. prev_chunk = chunk;
  1618. break;
  1619. } else if (pginfo->u.usr.next_nmap >= chunk->nmap) {
  1620. pginfo->u.usr.next_nmap = 0;
  1621. prev_chunk = chunk;
  1622. } else if (j >= number)
  1623. break;
  1624. else
  1625. prev_chunk = chunk;
  1626. }
  1627. pginfo->u.usr.next_chunk =
  1628. list_prepare_entry(prev_chunk,
  1629. (&(pginfo->u.usr.region->chunk_list)),
  1630. list);
  1631. return ret;
  1632. }
  1633. /*
  1634. * check given pages for contiguous layout
  1635. * last page addr is returned in prev_pgaddr for further check
  1636. */
  1637. static int ehca_check_kpages_per_ate(struct scatterlist *page_list,
  1638. int start_idx, int end_idx,
  1639. u64 *prev_pgaddr)
  1640. {
  1641. int t;
  1642. for (t = start_idx; t <= end_idx; t++) {
  1643. u64 pgaddr = page_to_pfn(page_list[t].page) << PAGE_SHIFT;
  1644. ehca_gen_dbg("chunk_page=%lx value=%016lx", pgaddr,
  1645. *(u64 *)abs_to_virt(phys_to_abs(pgaddr)));
  1646. if (pgaddr - PAGE_SIZE != *prev_pgaddr) {
  1647. ehca_gen_err("uncontiguous page found pgaddr=%lx "
  1648. "prev_pgaddr=%lx page_list_i=%x",
  1649. pgaddr, *prev_pgaddr, t);
  1650. return -EINVAL;
  1651. }
  1652. *prev_pgaddr = pgaddr;
  1653. }
  1654. return 0;
  1655. }
  1656. /* PAGE_SIZE < pginfo->hwpage_size */
  1657. static int ehca_set_pagebuf_user2(struct ehca_mr_pginfo *pginfo,
  1658. u32 number,
  1659. u64 *kpage)
  1660. {
  1661. int ret = 0;
  1662. struct ib_umem_chunk *prev_chunk;
  1663. struct ib_umem_chunk *chunk;
  1664. u64 pgaddr, prev_pgaddr;
  1665. u32 i = 0;
  1666. u32 j = 0;
  1667. int kpages_per_hwpage = pginfo->hwpage_size / PAGE_SIZE;
  1668. int nr_kpages = kpages_per_hwpage;
  1669. /* loop over desired chunk entries */
  1670. chunk = pginfo->u.usr.next_chunk;
  1671. prev_chunk = pginfo->u.usr.next_chunk;
  1672. list_for_each_entry_continue(
  1673. chunk, (&(pginfo->u.usr.region->chunk_list)), list) {
  1674. for (i = pginfo->u.usr.next_nmap; i < chunk->nmap; ) {
  1675. if (nr_kpages == kpages_per_hwpage) {
  1676. pgaddr = ( page_to_pfn(chunk->page_list[i].page)
  1677. << PAGE_SHIFT );
  1678. *kpage = phys_to_abs(pgaddr);
  1679. if ( !(*kpage) ) {
  1680. ehca_gen_err("pgaddr=%lx i=%x",
  1681. pgaddr, i);
  1682. ret = -EFAULT;
  1683. return ret;
  1684. }
  1685. /*
  1686. * The first page in a hwpage must be aligned;
  1687. * the first MR page is exempt from this rule.
  1688. */
  1689. if (pgaddr & (pginfo->hwpage_size - 1)) {
  1690. if (pginfo->hwpage_cnt) {
  1691. ehca_gen_err(
  1692. "invalid alignment "
  1693. "pgaddr=%lx i=%x "
  1694. "mr_pgsize=%lx",
  1695. pgaddr, i,
  1696. pginfo->hwpage_size);
  1697. ret = -EFAULT;
  1698. return ret;
  1699. }
  1700. /* first MR page */
  1701. pginfo->kpage_cnt =
  1702. (pgaddr &
  1703. (pginfo->hwpage_size - 1)) >>
  1704. PAGE_SHIFT;
  1705. nr_kpages -= pginfo->kpage_cnt;
  1706. *kpage = phys_to_abs(
  1707. pgaddr &
  1708. ~(pginfo->hwpage_size - 1));
  1709. }
  1710. ehca_gen_dbg("kpage=%lx chunk_page=%lx "
  1711. "value=%016lx", *kpage, pgaddr,
  1712. *(u64 *)abs_to_virt(
  1713. phys_to_abs(pgaddr)));
  1714. prev_pgaddr = pgaddr;
  1715. i++;
  1716. pginfo->kpage_cnt++;
  1717. pginfo->u.usr.next_nmap++;
  1718. nr_kpages--;
  1719. if (!nr_kpages)
  1720. goto next_kpage;
  1721. continue;
  1722. }
  1723. if (i + nr_kpages > chunk->nmap) {
  1724. ret = ehca_check_kpages_per_ate(
  1725. chunk->page_list, i,
  1726. chunk->nmap - 1, &prev_pgaddr);
  1727. if (ret) return ret;
  1728. pginfo->kpage_cnt += chunk->nmap - i;
  1729. pginfo->u.usr.next_nmap += chunk->nmap - i;
  1730. nr_kpages -= chunk->nmap - i;
  1731. break;
  1732. }
  1733. ret = ehca_check_kpages_per_ate(chunk->page_list, i,
  1734. i + nr_kpages - 1,
  1735. &prev_pgaddr);
  1736. if (ret) return ret;
  1737. i += nr_kpages;
  1738. pginfo->kpage_cnt += nr_kpages;
  1739. pginfo->u.usr.next_nmap += nr_kpages;
  1740. next_kpage:
  1741. nr_kpages = kpages_per_hwpage;
  1742. (pginfo->hwpage_cnt)++;
  1743. kpage++;
  1744. j++;
  1745. if (j >= number) break;
  1746. }
  1747. if ((pginfo->u.usr.next_nmap >= chunk->nmap) &&
  1748. (j >= number)) {
  1749. pginfo->u.usr.next_nmap = 0;
  1750. prev_chunk = chunk;
  1751. break;
  1752. } else if (pginfo->u.usr.next_nmap >= chunk->nmap) {
  1753. pginfo->u.usr.next_nmap = 0;
  1754. prev_chunk = chunk;
  1755. } else if (j >= number)
  1756. break;
  1757. else
  1758. prev_chunk = chunk;
  1759. }
  1760. pginfo->u.usr.next_chunk =
  1761. list_prepare_entry(prev_chunk,
  1762. (&(pginfo->u.usr.region->chunk_list)),
  1763. list);
  1764. return ret;
  1765. }
  1766. int ehca_set_pagebuf_phys(struct ehca_mr_pginfo *pginfo,
  1767. u32 number,
  1768. u64 *kpage)
  1769. {
  1770. int ret = 0;
  1771. struct ib_phys_buf *pbuf;
  1772. u64 num_hw, offs_hw;
  1773. u32 i = 0;
  1774. /* loop over desired phys_buf_array entries */
  1775. while (i < number) {
  1776. pbuf = pginfo->u.phy.phys_buf_array + pginfo->u.phy.next_buf;
  1777. num_hw = NUM_CHUNKS((pbuf->addr % pginfo->hwpage_size) +
  1778. pbuf->size, pginfo->hwpage_size);
  1779. offs_hw = (pbuf->addr & ~(pginfo->hwpage_size - 1)) /
  1780. pginfo->hwpage_size;
  1781. while (pginfo->next_hwpage < offs_hw + num_hw) {
  1782. /* sanity check */
  1783. if ((pginfo->kpage_cnt >= pginfo->num_kpages) ||
  1784. (pginfo->hwpage_cnt >= pginfo->num_hwpages)) {
  1785. ehca_gen_err("kpage_cnt >= num_kpages, "
  1786. "kpage_cnt=%lx num_kpages=%lx "
  1787. "hwpage_cnt=%lx "
  1788. "num_hwpages=%lx i=%x",
  1789. pginfo->kpage_cnt,
  1790. pginfo->num_kpages,
  1791. pginfo->hwpage_cnt,
  1792. pginfo->num_hwpages, i);
  1793. return -EFAULT;
  1794. }
  1795. *kpage = phys_to_abs(
  1796. (pbuf->addr & ~(pginfo->hwpage_size - 1)) +
  1797. (pginfo->next_hwpage * pginfo->hwpage_size));
  1798. if ( !(*kpage) && pbuf->addr ) {
  1799. ehca_gen_err("pbuf->addr=%lx pbuf->size=%lx "
  1800. "next_hwpage=%lx", pbuf->addr,
  1801. pbuf->size, pginfo->next_hwpage);
  1802. return -EFAULT;
  1803. }
  1804. (pginfo->hwpage_cnt)++;
  1805. (pginfo->next_hwpage)++;
  1806. if (PAGE_SIZE >= pginfo->hwpage_size) {
  1807. if (pginfo->next_hwpage %
  1808. (PAGE_SIZE / pginfo->hwpage_size) == 0)
  1809. (pginfo->kpage_cnt)++;
  1810. } else
  1811. pginfo->kpage_cnt += pginfo->hwpage_size /
  1812. PAGE_SIZE;
  1813. kpage++;
  1814. i++;
  1815. if (i >= number) break;
  1816. }
  1817. if (pginfo->next_hwpage >= offs_hw + num_hw) {
  1818. (pginfo->u.phy.next_buf)++;
  1819. pginfo->next_hwpage = 0;
  1820. }
  1821. }
  1822. return ret;
  1823. }
  1824. int ehca_set_pagebuf_fmr(struct ehca_mr_pginfo *pginfo,
  1825. u32 number,
  1826. u64 *kpage)
  1827. {
  1828. int ret = 0;
  1829. u64 *fmrlist;
  1830. u32 i;
  1831. /* loop over desired page_list entries */
  1832. fmrlist = pginfo->u.fmr.page_list + pginfo->u.fmr.next_listelem;
  1833. for (i = 0; i < number; i++) {
  1834. *kpage = phys_to_abs((*fmrlist & ~(pginfo->hwpage_size - 1)) +
  1835. pginfo->next_hwpage * pginfo->hwpage_size);
  1836. if ( !(*kpage) ) {
  1837. ehca_gen_err("*fmrlist=%lx fmrlist=%p "
  1838. "next_listelem=%lx next_hwpage=%lx",
  1839. *fmrlist, fmrlist,
  1840. pginfo->u.fmr.next_listelem,
  1841. pginfo->next_hwpage);
  1842. return -EFAULT;
  1843. }
  1844. (pginfo->hwpage_cnt)++;
  1845. if (pginfo->u.fmr.fmr_pgsize >= pginfo->hwpage_size) {
  1846. if (pginfo->next_hwpage %
  1847. (pginfo->u.fmr.fmr_pgsize /
  1848. pginfo->hwpage_size) == 0) {
  1849. (pginfo->kpage_cnt)++;
  1850. (pginfo->u.fmr.next_listelem)++;
  1851. fmrlist++;
  1852. pginfo->next_hwpage = 0;
  1853. } else
  1854. (pginfo->next_hwpage)++;
  1855. } else {
  1856. unsigned int cnt_per_hwpage = pginfo->hwpage_size /
  1857. pginfo->u.fmr.fmr_pgsize;
  1858. unsigned int j;
  1859. u64 prev = *kpage;
  1860. /* check if adrs are contiguous */
  1861. for (j = 1; j < cnt_per_hwpage; j++) {
  1862. u64 p = phys_to_abs(fmrlist[j] &
  1863. ~(pginfo->hwpage_size - 1));
  1864. if (prev + pginfo->u.fmr.fmr_pgsize != p) {
  1865. ehca_gen_err("uncontiguous fmr pages "
  1866. "found prev=%lx p=%lx "
  1867. "idx=%x", prev, p, i + j);
  1868. return -EINVAL;
  1869. }
  1870. prev = p;
  1871. }
  1872. pginfo->kpage_cnt += cnt_per_hwpage;
  1873. pginfo->u.fmr.next_listelem += cnt_per_hwpage;
  1874. fmrlist += cnt_per_hwpage;
  1875. }
  1876. kpage++;
  1877. }
  1878. return ret;
  1879. }
  1880. /* setup page buffer from page info */
  1881. int ehca_set_pagebuf(struct ehca_mr_pginfo *pginfo,
  1882. u32 number,
  1883. u64 *kpage)
  1884. {
  1885. int ret;
  1886. switch (pginfo->type) {
  1887. case EHCA_MR_PGI_PHYS:
  1888. ret = ehca_set_pagebuf_phys(pginfo, number, kpage);
  1889. break;
  1890. case EHCA_MR_PGI_USER:
  1891. ret = PAGE_SIZE >= pginfo->hwpage_size ?
  1892. ehca_set_pagebuf_user1(pginfo, number, kpage) :
  1893. ehca_set_pagebuf_user2(pginfo, number, kpage);
  1894. break;
  1895. case EHCA_MR_PGI_FMR:
  1896. ret = ehca_set_pagebuf_fmr(pginfo, number, kpage);
  1897. break;
  1898. default:
  1899. ehca_gen_err("bad pginfo->type=%x", pginfo->type);
  1900. ret = -EFAULT;
  1901. break;
  1902. }
  1903. return ret;
  1904. } /* end ehca_set_pagebuf() */
  1905. /*----------------------------------------------------------------------*/
  1906. /*
  1907. * check MR if it is a max-MR, i.e. uses whole memory
  1908. * in case it's a max-MR 1 is returned, else 0
  1909. */
  1910. int ehca_mr_is_maxmr(u64 size,
  1911. u64 *iova_start)
  1912. {
  1913. /* a MR is treated as max-MR only if it fits following: */
  1914. if ((size == ((u64)high_memory - PAGE_OFFSET)) &&
  1915. (iova_start == (void *)KERNELBASE)) {
  1916. ehca_gen_dbg("this is a max-MR");
  1917. return 1;
  1918. } else
  1919. return 0;
  1920. } /* end ehca_mr_is_maxmr() */
  1921. /*----------------------------------------------------------------------*/
  1922. /* map access control for MR/MW. This routine is used for MR and MW. */
  1923. void ehca_mrmw_map_acl(int ib_acl,
  1924. u32 *hipz_acl)
  1925. {
  1926. *hipz_acl = 0;
  1927. if (ib_acl & IB_ACCESS_REMOTE_READ)
  1928. *hipz_acl |= HIPZ_ACCESSCTRL_R_READ;
  1929. if (ib_acl & IB_ACCESS_REMOTE_WRITE)
  1930. *hipz_acl |= HIPZ_ACCESSCTRL_R_WRITE;
  1931. if (ib_acl & IB_ACCESS_REMOTE_ATOMIC)
  1932. *hipz_acl |= HIPZ_ACCESSCTRL_R_ATOMIC;
  1933. if (ib_acl & IB_ACCESS_LOCAL_WRITE)
  1934. *hipz_acl |= HIPZ_ACCESSCTRL_L_WRITE;
  1935. if (ib_acl & IB_ACCESS_MW_BIND)
  1936. *hipz_acl |= HIPZ_ACCESSCTRL_MW_BIND;
  1937. } /* end ehca_mrmw_map_acl() */
  1938. /*----------------------------------------------------------------------*/
  1939. /* sets page size in hipz access control for MR/MW. */
  1940. void ehca_mrmw_set_pgsize_hipz_acl(u32 pgsize, u32 *hipz_acl) /*INOUT*/
  1941. {
  1942. *hipz_acl |= (ehca_encode_hwpage_size(pgsize) << 24);
  1943. } /* end ehca_mrmw_set_pgsize_hipz_acl() */
  1944. /*----------------------------------------------------------------------*/
  1945. /*
  1946. * reverse map access control for MR/MW.
  1947. * This routine is used for MR and MW.
  1948. */
  1949. void ehca_mrmw_reverse_map_acl(const u32 *hipz_acl,
  1950. int *ib_acl) /*OUT*/
  1951. {
  1952. *ib_acl = 0;
  1953. if (*hipz_acl & HIPZ_ACCESSCTRL_R_READ)
  1954. *ib_acl |= IB_ACCESS_REMOTE_READ;
  1955. if (*hipz_acl & HIPZ_ACCESSCTRL_R_WRITE)
  1956. *ib_acl |= IB_ACCESS_REMOTE_WRITE;
  1957. if (*hipz_acl & HIPZ_ACCESSCTRL_R_ATOMIC)
  1958. *ib_acl |= IB_ACCESS_REMOTE_ATOMIC;
  1959. if (*hipz_acl & HIPZ_ACCESSCTRL_L_WRITE)
  1960. *ib_acl |= IB_ACCESS_LOCAL_WRITE;
  1961. if (*hipz_acl & HIPZ_ACCESSCTRL_MW_BIND)
  1962. *ib_acl |= IB_ACCESS_MW_BIND;
  1963. } /* end ehca_mrmw_reverse_map_acl() */
  1964. /*----------------------------------------------------------------------*/
  1965. /*
  1966. * MR destructor and constructor
  1967. * used in Reregister MR verb, sets all fields in ehca_mr_t to 0,
  1968. * except struct ib_mr and spinlock
  1969. */
  1970. void ehca_mr_deletenew(struct ehca_mr *mr)
  1971. {
  1972. mr->flags = 0;
  1973. mr->num_kpages = 0;
  1974. mr->num_hwpages = 0;
  1975. mr->acl = 0;
  1976. mr->start = NULL;
  1977. mr->fmr_page_size = 0;
  1978. mr->fmr_max_pages = 0;
  1979. mr->fmr_max_maps = 0;
  1980. mr->fmr_map_cnt = 0;
  1981. memset(&mr->ipz_mr_handle, 0, sizeof(mr->ipz_mr_handle));
  1982. memset(&mr->galpas, 0, sizeof(mr->galpas));
  1983. } /* end ehca_mr_deletenew() */
  1984. int ehca_init_mrmw_cache(void)
  1985. {
  1986. mr_cache = kmem_cache_create("ehca_cache_mr",
  1987. sizeof(struct ehca_mr), 0,
  1988. SLAB_HWCACHE_ALIGN,
  1989. NULL);
  1990. if (!mr_cache)
  1991. return -ENOMEM;
  1992. mw_cache = kmem_cache_create("ehca_cache_mw",
  1993. sizeof(struct ehca_mw), 0,
  1994. SLAB_HWCACHE_ALIGN,
  1995. NULL);
  1996. if (!mw_cache) {
  1997. kmem_cache_destroy(mr_cache);
  1998. mr_cache = NULL;
  1999. return -ENOMEM;
  2000. }
  2001. return 0;
  2002. }
  2003. void ehca_cleanup_mrmw_cache(void)
  2004. {
  2005. if (mr_cache)
  2006. kmem_cache_destroy(mr_cache);
  2007. if (mw_cache)
  2008. kmem_cache_destroy(mw_cache);
  2009. }