ehca_classes.h 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421
  1. /*
  2. * IBM eServer eHCA Infiniband device driver for Linux on POWER
  3. *
  4. * Struct definition for eHCA internal structures
  5. *
  6. * Authors: Heiko J Schick <schickhj@de.ibm.com>
  7. * Christoph Raisch <raisch@de.ibm.com>
  8. * Joachim Fenkes <fenkes@de.ibm.com>
  9. *
  10. * Copyright (c) 2005 IBM Corporation
  11. *
  12. * All rights reserved.
  13. *
  14. * This source code is distributed under a dual license of GPL v2.0 and OpenIB
  15. * BSD.
  16. *
  17. * OpenIB BSD License
  18. *
  19. * Redistribution and use in source and binary forms, with or without
  20. * modification, are permitted provided that the following conditions are met:
  21. *
  22. * Redistributions of source code must retain the above copyright notice, this
  23. * list of conditions and the following disclaimer.
  24. *
  25. * Redistributions in binary form must reproduce the above copyright notice,
  26. * this list of conditions and the following disclaimer in the documentation
  27. * and/or other materials
  28. * provided with the distribution.
  29. *
  30. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  31. * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  32. * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  33. * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
  34. * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  35. * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  36. * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
  37. * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER
  38. * IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  39. * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  40. * POSSIBILITY OF SUCH DAMAGE.
  41. */
  42. #ifndef __EHCA_CLASSES_H__
  43. #define __EHCA_CLASSES_H__
  44. struct ehca_module;
  45. struct ehca_qp;
  46. struct ehca_cq;
  47. struct ehca_eq;
  48. struct ehca_mr;
  49. struct ehca_mw;
  50. struct ehca_pd;
  51. struct ehca_av;
  52. #include <linux/wait.h>
  53. #include <linux/mutex.h>
  54. #include <rdma/ib_verbs.h>
  55. #include <rdma/ib_user_verbs.h>
  56. #ifdef CONFIG_PPC64
  57. #include "ehca_classes_pSeries.h"
  58. #endif
  59. #include "ipz_pt_fn.h"
  60. #include "ehca_qes.h"
  61. #include "ehca_irq.h"
  62. #define EHCA_EQE_CACHE_SIZE 20
  63. struct ehca_eqe_cache_entry {
  64. struct ehca_eqe *eqe;
  65. struct ehca_cq *cq;
  66. };
  67. struct ehca_eq {
  68. u32 length;
  69. struct ipz_queue ipz_queue;
  70. struct ipz_eq_handle ipz_eq_handle;
  71. struct work_struct work;
  72. struct h_galpas galpas;
  73. int is_initialized;
  74. struct ehca_pfeq pf;
  75. spinlock_t spinlock;
  76. struct tasklet_struct interrupt_task;
  77. u32 ist;
  78. spinlock_t irq_spinlock;
  79. struct ehca_eqe_cache_entry eqe_cache[EHCA_EQE_CACHE_SIZE];
  80. };
  81. struct ehca_sma_attr {
  82. u16 lid, lmc, sm_sl, sm_lid;
  83. u16 pkey_tbl_len, pkeys[16];
  84. };
  85. struct ehca_sport {
  86. struct ib_cq *ibcq_aqp1;
  87. struct ib_qp *ibqp_aqp1;
  88. enum ib_rate rate;
  89. enum ib_port_state port_state;
  90. struct ehca_sma_attr saved_attr;
  91. };
  92. #define HCA_CAP_MR_PGSIZE_4K 0x80000000
  93. #define HCA_CAP_MR_PGSIZE_64K 0x40000000
  94. #define HCA_CAP_MR_PGSIZE_1M 0x20000000
  95. #define HCA_CAP_MR_PGSIZE_16M 0x10000000
  96. struct ehca_shca {
  97. struct ib_device ib_device;
  98. struct of_device *ofdev;
  99. u8 num_ports;
  100. int hw_level;
  101. struct list_head shca_list;
  102. struct ipz_adapter_handle ipz_hca_handle;
  103. struct ehca_sport sport[2];
  104. struct ehca_eq eq;
  105. struct ehca_eq neq;
  106. struct ehca_mr *maxmr;
  107. struct ehca_pd *pd;
  108. struct h_galpas galpas;
  109. struct mutex modify_mutex;
  110. u64 hca_cap;
  111. /* MR pgsize: bit 0-3 means 4K, 64K, 1M, 16M respectively */
  112. u32 hca_cap_mr_pgsize;
  113. int max_mtu;
  114. };
  115. struct ehca_pd {
  116. struct ib_pd ib_pd;
  117. struct ipz_pd fw_pd;
  118. u32 ownpid;
  119. /* small queue mgmt */
  120. struct mutex lock;
  121. struct list_head free[2];
  122. struct list_head full[2];
  123. };
  124. enum ehca_ext_qp_type {
  125. EQPT_NORMAL = 0,
  126. EQPT_LLQP = 1,
  127. EQPT_SRQBASE = 2,
  128. EQPT_SRQ = 3,
  129. };
  130. struct ehca_qp {
  131. union {
  132. struct ib_qp ib_qp;
  133. struct ib_srq ib_srq;
  134. };
  135. u32 qp_type;
  136. enum ehca_ext_qp_type ext_type;
  137. struct ipz_queue ipz_squeue;
  138. struct ipz_queue ipz_rqueue;
  139. struct h_galpas galpas;
  140. u32 qkey;
  141. u32 real_qp_num;
  142. u32 token;
  143. spinlock_t spinlock_s;
  144. spinlock_t spinlock_r;
  145. u32 sq_max_inline_data_size;
  146. struct ipz_qp_handle ipz_qp_handle;
  147. struct ehca_pfqp pf;
  148. struct ib_qp_init_attr init_attr;
  149. struct ehca_cq *send_cq;
  150. struct ehca_cq *recv_cq;
  151. unsigned int sqerr_purgeflag;
  152. struct hlist_node list_entries;
  153. /* mmap counter for resources mapped into user space */
  154. u32 mm_count_squeue;
  155. u32 mm_count_rqueue;
  156. u32 mm_count_galpa;
  157. };
  158. #define IS_SRQ(qp) (qp->ext_type == EQPT_SRQ)
  159. #define HAS_SQ(qp) (qp->ext_type != EQPT_SRQ)
  160. #define HAS_RQ(qp) (qp->ext_type != EQPT_SRQBASE)
  161. /* must be power of 2 */
  162. #define QP_HASHTAB_LEN 8
  163. struct ehca_cq {
  164. struct ib_cq ib_cq;
  165. struct ipz_queue ipz_queue;
  166. struct h_galpas galpas;
  167. spinlock_t spinlock;
  168. u32 cq_number;
  169. u32 token;
  170. u32 nr_of_entries;
  171. struct ipz_cq_handle ipz_cq_handle;
  172. struct ehca_pfcq pf;
  173. spinlock_t cb_lock;
  174. struct hlist_head qp_hashtab[QP_HASHTAB_LEN];
  175. struct list_head entry;
  176. u32 nr_callbacks; /* #events assigned to cpu by scaling code */
  177. atomic_t nr_events; /* #events seen */
  178. wait_queue_head_t wait_completion;
  179. spinlock_t task_lock;
  180. u32 ownpid;
  181. /* mmap counter for resources mapped into user space */
  182. u32 mm_count_queue;
  183. u32 mm_count_galpa;
  184. };
  185. enum ehca_mr_flag {
  186. EHCA_MR_FLAG_FMR = 0x80000000, /* FMR, created with ehca_alloc_fmr */
  187. EHCA_MR_FLAG_MAXMR = 0x40000000, /* max-MR */
  188. };
  189. struct ehca_mr {
  190. union {
  191. struct ib_mr ib_mr; /* must always be first in ehca_mr */
  192. struct ib_fmr ib_fmr; /* must always be first in ehca_mr */
  193. } ib;
  194. struct ib_umem *umem;
  195. spinlock_t mrlock;
  196. enum ehca_mr_flag flags;
  197. u32 num_kpages; /* number of kernel pages */
  198. u32 num_hwpages; /* number of hw pages to form MR */
  199. u64 hwpage_size; /* hw page size used for this MR */
  200. int acl; /* ACL (stored here for usage in reregister) */
  201. u64 *start; /* virtual start address (stored here for */
  202. /* usage in reregister) */
  203. u64 size; /* size (stored here for usage in reregister) */
  204. u32 fmr_page_size; /* page size for FMR */
  205. u32 fmr_max_pages; /* max pages for FMR */
  206. u32 fmr_max_maps; /* max outstanding maps for FMR */
  207. u32 fmr_map_cnt; /* map counter for FMR */
  208. /* fw specific data */
  209. struct ipz_mrmw_handle ipz_mr_handle; /* MR handle for h-calls */
  210. struct h_galpas galpas;
  211. };
  212. struct ehca_mw {
  213. struct ib_mw ib_mw; /* gen2 mw, must always be first in ehca_mw */
  214. spinlock_t mwlock;
  215. u8 never_bound; /* indication MW was never bound */
  216. struct ipz_mrmw_handle ipz_mw_handle; /* MW handle for h-calls */
  217. struct h_galpas galpas;
  218. };
  219. enum ehca_mr_pgi_type {
  220. EHCA_MR_PGI_PHYS = 1, /* type of ehca_reg_phys_mr,
  221. * ehca_rereg_phys_mr,
  222. * ehca_reg_internal_maxmr */
  223. EHCA_MR_PGI_USER = 2, /* type of ehca_reg_user_mr */
  224. EHCA_MR_PGI_FMR = 3 /* type of ehca_map_phys_fmr */
  225. };
  226. struct ehca_mr_pginfo {
  227. enum ehca_mr_pgi_type type;
  228. u64 num_kpages;
  229. u64 kpage_cnt;
  230. u64 hwpage_size; /* hw page size used for this MR */
  231. u64 num_hwpages; /* number of hw pages */
  232. u64 hwpage_cnt; /* counter for hw pages */
  233. u64 next_hwpage; /* next hw page in buffer/chunk/listelem */
  234. union {
  235. struct { /* type EHCA_MR_PGI_PHYS section */
  236. int num_phys_buf;
  237. struct ib_phys_buf *phys_buf_array;
  238. u64 next_buf;
  239. } phy;
  240. struct { /* type EHCA_MR_PGI_USER section */
  241. struct ib_umem *region;
  242. struct ib_umem_chunk *next_chunk;
  243. u64 next_nmap;
  244. } usr;
  245. struct { /* type EHCA_MR_PGI_FMR section */
  246. u64 fmr_pgsize;
  247. u64 *page_list;
  248. u64 next_listelem;
  249. } fmr;
  250. } u;
  251. };
  252. /* output parameters for MR/FMR hipz calls */
  253. struct ehca_mr_hipzout_parms {
  254. struct ipz_mrmw_handle handle;
  255. u32 lkey;
  256. u32 rkey;
  257. u64 len;
  258. u64 vaddr;
  259. u32 acl;
  260. };
  261. /* output parameters for MW hipz calls */
  262. struct ehca_mw_hipzout_parms {
  263. struct ipz_mrmw_handle handle;
  264. u32 rkey;
  265. };
  266. struct ehca_av {
  267. struct ib_ah ib_ah;
  268. struct ehca_ud_av av;
  269. };
  270. struct ehca_ucontext {
  271. struct ib_ucontext ib_ucontext;
  272. };
  273. int ehca_init_pd_cache(void);
  274. void ehca_cleanup_pd_cache(void);
  275. int ehca_init_cq_cache(void);
  276. void ehca_cleanup_cq_cache(void);
  277. int ehca_init_qp_cache(void);
  278. void ehca_cleanup_qp_cache(void);
  279. int ehca_init_av_cache(void);
  280. void ehca_cleanup_av_cache(void);
  281. int ehca_init_mrmw_cache(void);
  282. void ehca_cleanup_mrmw_cache(void);
  283. int ehca_init_small_qp_cache(void);
  284. void ehca_cleanup_small_qp_cache(void);
  285. extern rwlock_t ehca_qp_idr_lock;
  286. extern rwlock_t ehca_cq_idr_lock;
  287. extern struct idr ehca_qp_idr;
  288. extern struct idr ehca_cq_idr;
  289. extern int ehca_static_rate;
  290. extern int ehca_port_act_time;
  291. extern int ehca_use_hp_mr;
  292. extern int ehca_scaling_code;
  293. extern int ehca_mr_largepage;
  294. struct ipzu_queue_resp {
  295. u32 qe_size; /* queue entry size */
  296. u32 act_nr_of_sg;
  297. u32 queue_length; /* queue length allocated in bytes */
  298. u32 pagesize;
  299. u32 toggle_state;
  300. u32 offset; /* save offset within a page for small_qp */
  301. };
  302. struct ehca_create_cq_resp {
  303. u32 cq_number;
  304. u32 token;
  305. struct ipzu_queue_resp ipz_queue;
  306. u32 fw_handle_ofs;
  307. u32 dummy;
  308. };
  309. struct ehca_create_qp_resp {
  310. u32 qp_num;
  311. u32 token;
  312. u32 qp_type;
  313. u32 ext_type;
  314. u32 qkey;
  315. /* qp_num assigned by ehca: sqp0/1 may have got different numbers */
  316. u32 real_qp_num;
  317. u32 fw_handle_ofs;
  318. u32 dummy;
  319. struct ipzu_queue_resp ipz_squeue;
  320. struct ipzu_queue_resp ipz_rqueue;
  321. };
  322. struct ehca_alloc_cq_parms {
  323. u32 nr_cqe;
  324. u32 act_nr_of_entries;
  325. u32 act_pages;
  326. struct ipz_eq_handle eq_handle;
  327. };
  328. enum ehca_service_type {
  329. ST_RC = 0,
  330. ST_UC = 1,
  331. ST_RD = 2,
  332. ST_UD = 3,
  333. };
  334. enum ehca_ll_comp_flags {
  335. LLQP_SEND_COMP = 0x20,
  336. LLQP_RECV_COMP = 0x40,
  337. LLQP_COMP_MASK = 0x60,
  338. };
  339. struct ehca_alloc_queue_parms {
  340. /* input parameters */
  341. int max_wr;
  342. int max_sge;
  343. int page_size;
  344. int is_small;
  345. /* output parameters */
  346. u16 act_nr_wqes;
  347. u8 act_nr_sges;
  348. u32 queue_size; /* bytes for small queues, pages otherwise */
  349. };
  350. struct ehca_alloc_qp_parms {
  351. struct ehca_alloc_queue_parms squeue;
  352. struct ehca_alloc_queue_parms rqueue;
  353. /* input parameters */
  354. enum ehca_service_type servicetype;
  355. int qp_storage;
  356. int sigtype;
  357. enum ehca_ext_qp_type ext_type;
  358. enum ehca_ll_comp_flags ll_comp_flags;
  359. int ud_av_l_key_ctl;
  360. u32 token;
  361. struct ipz_eq_handle eq_handle;
  362. struct ipz_pd pd;
  363. struct ipz_cq_handle send_cq_handle, recv_cq_handle;
  364. u32 srq_qpn, srq_token, srq_limit;
  365. /* output parameters */
  366. u32 real_qp_num;
  367. struct ipz_qp_handle qp_handle;
  368. struct h_galpas galpas;
  369. };
  370. int ehca_cq_assign_qp(struct ehca_cq *cq, struct ehca_qp *qp);
  371. int ehca_cq_unassign_qp(struct ehca_cq *cq, unsigned int qp_num);
  372. struct ehca_qp *ehca_cq_get_qp(struct ehca_cq *cq, int qp_num);
  373. #endif