ioatdma.h 3.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145
  1. /*
  2. * Copyright(c) 2004 - 2006 Intel Corporation. All rights reserved.
  3. *
  4. * This program is free software; you can redistribute it and/or modify it
  5. * under the terms of the GNU General Public License as published by the Free
  6. * Software Foundation; either version 2 of the License, or (at your option)
  7. * any later version.
  8. *
  9. * This program is distributed in the hope that it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. * You should have received a copy of the GNU General Public License along with
  15. * this program; if not, write to the Free Software Foundation, Inc., 59
  16. * Temple Place - Suite 330, Boston, MA 02111-1307, USA.
  17. *
  18. * The full GNU General Public License is included in this distribution in the
  19. * file called COPYING.
  20. */
  21. #ifndef IOATDMA_H
  22. #define IOATDMA_H
  23. #include <linux/dmaengine.h>
  24. #include "ioatdma_hw.h"
  25. #include <linux/init.h>
  26. #include <linux/dmapool.h>
  27. #include <linux/cache.h>
  28. #include <linux/pci_ids.h>
  29. #define IOAT_DMA_VERSION "1.26"
  30. enum ioat_interrupt {
  31. none = 0,
  32. msix_multi_vector = 1,
  33. msix_single_vector = 2,
  34. msi = 3,
  35. intx = 4,
  36. };
  37. #define IOAT_LOW_COMPLETION_MASK 0xffffffc0
  38. /**
  39. * struct ioatdma_device - internal representation of a IOAT device
  40. * @pdev: PCI-Express device
  41. * @reg_base: MMIO register space base address
  42. * @dma_pool: for allocating DMA descriptors
  43. * @common: embedded struct dma_device
  44. * @version: version of ioatdma device
  45. */
  46. struct ioatdma_device {
  47. struct pci_dev *pdev;
  48. void __iomem *reg_base;
  49. struct pci_pool *dma_pool;
  50. struct pci_pool *completion_pool;
  51. struct dma_device common;
  52. u8 version;
  53. enum ioat_interrupt irq_mode;
  54. struct msix_entry msix_entries[4];
  55. struct ioat_dma_chan *idx[4];
  56. };
  57. /**
  58. * struct ioat_dma_chan - internal representation of a DMA channel
  59. * @device:
  60. * @reg_base:
  61. * @sw_in_use:
  62. * @completion:
  63. * @completion_low:
  64. * @completion_high:
  65. * @completed_cookie: last cookie seen completed on cleanup
  66. * @cookie: value of last cookie given to client
  67. * @last_completion:
  68. * @xfercap:
  69. * @desc_lock:
  70. * @free_desc:
  71. * @used_desc:
  72. * @resource:
  73. * @device_node:
  74. */
  75. struct ioat_dma_chan {
  76. void __iomem *reg_base;
  77. dma_cookie_t completed_cookie;
  78. unsigned long last_completion;
  79. u32 xfercap; /* XFERCAP register value expanded out */
  80. spinlock_t cleanup_lock;
  81. spinlock_t desc_lock;
  82. struct list_head free_desc;
  83. struct list_head used_desc;
  84. int pending;
  85. struct ioatdma_device *device;
  86. struct dma_chan common;
  87. dma_addr_t completion_addr;
  88. union {
  89. u64 full; /* HW completion writeback */
  90. struct {
  91. u32 low;
  92. u32 high;
  93. };
  94. } *completion_virt;
  95. struct tasklet_struct cleanup_task;
  96. };
  97. /* wrapper around hardware descriptor format + additional software fields */
  98. /**
  99. * struct ioat_desc_sw - wrapper around hardware descriptor
  100. * @hw: hardware DMA descriptor
  101. * @node: this descriptor will either be on the free list,
  102. * or attached to a transaction list (async_tx.tx_list)
  103. * @tx_cnt: number of descriptors required to complete the transaction
  104. * @async_tx: the generic software descriptor for all engines
  105. */
  106. struct ioat_desc_sw {
  107. struct ioat_dma_descriptor *hw;
  108. struct list_head node;
  109. int tx_cnt;
  110. size_t len;
  111. dma_addr_t src;
  112. dma_addr_t dst;
  113. struct dma_async_tx_descriptor async_tx;
  114. };
  115. #if defined(CONFIG_INTEL_IOATDMA) || defined(CONFIG_INTEL_IOATDMA_MODULE)
  116. struct ioatdma_device *ioat_dma_probe(struct pci_dev *pdev,
  117. void __iomem *iobase);
  118. void ioat_dma_remove(struct ioatdma_device *device);
  119. struct dca_provider *ioat_dca_init(struct pci_dev *pdev,
  120. void __iomem *iobase);
  121. #else
  122. #define ioat_dma_probe(pdev, iobase) NULL
  123. #define ioat_dma_remove(device) do { } while (0)
  124. #define ioat_dca_init(pdev, iobase) NULL
  125. #endif
  126. #endif /* IOATDMA_H */