setup.c 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131
  1. /*
  2. * Machine specific setup for generic
  3. */
  4. #include <linux/init.h>
  5. #include <linux/interrupt.h>
  6. #include <asm/arch_hooks.h>
  7. #include <asm/voyager.h>
  8. #include <asm/e820.h>
  9. #include <asm/io.h>
  10. #include <asm/setup.h>
  11. void __init pre_intr_init_hook(void)
  12. {
  13. init_ISA_irqs();
  14. }
  15. /*
  16. * IRQ2 is cascade interrupt to second interrupt controller
  17. */
  18. static struct irqaction irq2 = {
  19. .handler = no_action,
  20. .mask = CPU_MASK_NONE,
  21. .name = "cascade",
  22. };
  23. void __init intr_init_hook(void)
  24. {
  25. #ifdef CONFIG_SMP
  26. smp_intr_init();
  27. #endif
  28. setup_irq(2, &irq2);
  29. }
  30. void __init pre_setup_arch_hook(void)
  31. {
  32. /* Voyagers run their CPUs from independent clocks, so disable
  33. * the TSC code because we can't sync them */
  34. tsc_disable = 1;
  35. }
  36. void __init trap_init_hook(void)
  37. {
  38. }
  39. static struct irqaction irq0 = {
  40. .handler = timer_interrupt,
  41. .flags = IRQF_DISABLED | IRQF_NOBALANCING | IRQF_IRQPOLL,
  42. .mask = CPU_MASK_NONE,
  43. .name = "timer"
  44. };
  45. void __init time_init_hook(void)
  46. {
  47. irq0.mask = cpumask_of_cpu(safe_smp_processor_id());
  48. setup_irq(0, &irq0);
  49. }
  50. /* Hook for machine specific memory setup. */
  51. char * __init machine_specific_memory_setup(void)
  52. {
  53. char *who;
  54. who = "NOT VOYAGER";
  55. if(voyager_level == 5) {
  56. __u32 addr, length;
  57. int i;
  58. who = "Voyager-SUS";
  59. e820.nr_map = 0;
  60. for(i=0; voyager_memory_detect(i, &addr, &length); i++) {
  61. add_memory_region(addr, length, E820_RAM);
  62. }
  63. return who;
  64. } else if(voyager_level == 4) {
  65. __u32 tom;
  66. __u16 catbase = inb(VOYAGER_SSPB_RELOCATION_PORT)<<8;
  67. /* select the DINO config space */
  68. outb(VOYAGER_DINO, VOYAGER_CAT_CONFIG_PORT);
  69. /* Read DINO top of memory register */
  70. tom = ((inb(catbase + 0x4) & 0xf0) << 16)
  71. + ((inb(catbase + 0x5) & 0x7f) << 24);
  72. if(inb(catbase) != VOYAGER_DINO) {
  73. printk(KERN_ERR "Voyager: Failed to get DINO for L4, setting tom to EXT_MEM_K\n");
  74. tom = (boot_params.screen_info.ext_mem_k)<<10;
  75. }
  76. who = "Voyager-TOM";
  77. add_memory_region(0, 0x9f000, E820_RAM);
  78. /* map from 1M to top of memory */
  79. add_memory_region(1*1024*1024, tom - 1*1024*1024, E820_RAM);
  80. /* FIXME: Should check the ASICs to see if I need to
  81. * take out the 8M window. Just do it at the moment
  82. * */
  83. add_memory_region(8*1024*1024, 8*1024*1024, E820_RESERVED);
  84. return who;
  85. }
  86. who = "BIOS-e820";
  87. /*
  88. * Try to copy the BIOS-supplied E820-map.
  89. *
  90. * Otherwise fake a memory map; one section from 0k->640k,
  91. * the next section from 1mb->appropriate_mem_k
  92. */
  93. sanitize_e820_map(boot_params.e820_map, &boot_params.e820_entries);
  94. if (copy_e820_map(boot_params.e820_map, boot_params.e820_entries)
  95. < 0) {
  96. unsigned long mem_size;
  97. /* compare results from other methods and take the greater */
  98. if (boot_params.alt_mem_k
  99. < boot_params.screen_info.ext_mem_k) {
  100. mem_size = boot_params.screen_info.ext_mem_k;
  101. who = "BIOS-88";
  102. } else {
  103. mem_size = boot_params.alt_mem_k;
  104. who = "BIOS-e801";
  105. }
  106. e820.nr_map = 0;
  107. add_memory_region(0, LOWMEMSIZE(), E820_RAM);
  108. add_memory_region(HIGH_MEMORY, mem_size << 10, E820_RAM);
  109. }
  110. return who;
  111. }