setup.c 3.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168
  1. /*
  2. * linux/arch/sh/boards/se/770x/setup.c
  3. *
  4. * Copyright (C) 2000 Kazumoto Kojima
  5. *
  6. * Hitachi SolutionEngine Support.
  7. *
  8. */
  9. #include <linux/init.h>
  10. #include <linux/platform_device.h>
  11. #include <asm/machvec.h>
  12. #include <asm/se.h>
  13. #include <asm/io.h>
  14. #include <asm/smc37c93x.h>
  15. #include <asm/heartbeat.h>
  16. void init_se_IRQ(void);
  17. /*
  18. * Configure the Super I/O chip
  19. */
  20. static void __init smsc_config(int index, int data)
  21. {
  22. outb_p(index, INDEX_PORT);
  23. outb_p(data, DATA_PORT);
  24. }
  25. /* XXX: Another candidate for a more generic cchip machine vector */
  26. static void __init smsc_setup(char **cmdline_p)
  27. {
  28. outb_p(CONFIG_ENTER, CONFIG_PORT);
  29. outb_p(CONFIG_ENTER, CONFIG_PORT);
  30. /* FDC */
  31. smsc_config(CURRENT_LDN_INDEX, LDN_FDC);
  32. smsc_config(ACTIVATE_INDEX, 0x01);
  33. smsc_config(IRQ_SELECT_INDEX, 6); /* IRQ6 */
  34. /* AUXIO (GPIO): to use IDE1 */
  35. smsc_config(CURRENT_LDN_INDEX, LDN_AUXIO);
  36. smsc_config(GPIO46_INDEX, 0x00); /* nIOROP */
  37. smsc_config(GPIO47_INDEX, 0x00); /* nIOWOP */
  38. /* COM1 */
  39. smsc_config(CURRENT_LDN_INDEX, LDN_COM1);
  40. smsc_config(ACTIVATE_INDEX, 0x01);
  41. smsc_config(IO_BASE_HI_INDEX, 0x03);
  42. smsc_config(IO_BASE_LO_INDEX, 0xf8);
  43. smsc_config(IRQ_SELECT_INDEX, 4); /* IRQ4 */
  44. /* COM2 */
  45. smsc_config(CURRENT_LDN_INDEX, LDN_COM2);
  46. smsc_config(ACTIVATE_INDEX, 0x01);
  47. smsc_config(IO_BASE_HI_INDEX, 0x02);
  48. smsc_config(IO_BASE_LO_INDEX, 0xf8);
  49. smsc_config(IRQ_SELECT_INDEX, 3); /* IRQ3 */
  50. /* RTC */
  51. smsc_config(CURRENT_LDN_INDEX, LDN_RTC);
  52. smsc_config(ACTIVATE_INDEX, 0x01);
  53. smsc_config(IRQ_SELECT_INDEX, 8); /* IRQ8 */
  54. /* XXX: PARPORT, KBD, and MOUSE will come here... */
  55. outb_p(CONFIG_EXIT, CONFIG_PORT);
  56. }
  57. static struct resource cf_ide_resources[] = {
  58. [0] = {
  59. .start = PA_MRSHPC_IO + 0x1f0,
  60. .end = PA_MRSHPC_IO + 0x1f0 + 8,
  61. .flags = IORESOURCE_MEM,
  62. },
  63. [1] = {
  64. .start = PA_MRSHPC_IO + 0x1f0 + 0x206,
  65. .end = PA_MRSHPC_IO + 0x1f0 +8 + 0x206 + 8,
  66. .flags = IORESOURCE_MEM,
  67. },
  68. [2] = {
  69. .start = IRQ_CFCARD,
  70. .flags = IORESOURCE_IRQ,
  71. },
  72. };
  73. static struct platform_device cf_ide_device = {
  74. .name = "pata_platform",
  75. .id = -1,
  76. .num_resources = ARRAY_SIZE(cf_ide_resources),
  77. .resource = cf_ide_resources,
  78. };
  79. static unsigned char heartbeat_bit_pos[] = { 8, 9, 10, 11, 12, 13, 14, 15 };
  80. static struct heartbeat_data heartbeat_data = {
  81. .bit_pos = heartbeat_bit_pos,
  82. .nr_bits = ARRAY_SIZE(heartbeat_bit_pos),
  83. };
  84. static struct resource heartbeat_resources[] = {
  85. [0] = {
  86. .start = PA_LED,
  87. .end = PA_LED,
  88. .flags = IORESOURCE_MEM,
  89. },
  90. };
  91. static struct platform_device heartbeat_device = {
  92. .name = "heartbeat",
  93. .id = -1,
  94. .dev = {
  95. .platform_data = &heartbeat_data,
  96. },
  97. .num_resources = ARRAY_SIZE(heartbeat_resources),
  98. .resource = heartbeat_resources,
  99. };
  100. static struct platform_device *se_devices[] __initdata = {
  101. &heartbeat_device,
  102. &cf_ide_device,
  103. };
  104. static int __init se_devices_setup(void)
  105. {
  106. return platform_add_devices(se_devices, ARRAY_SIZE(se_devices));
  107. }
  108. device_initcall(se_devices_setup);
  109. /*
  110. * The Machine Vector
  111. */
  112. static struct sh_machine_vector mv_se __initmv = {
  113. .mv_name = "SolutionEngine",
  114. .mv_setup = smsc_setup,
  115. #if defined(CONFIG_CPU_SH4)
  116. .mv_nr_irqs = 48,
  117. #elif defined(CONFIG_CPU_SUBTYPE_SH7708)
  118. .mv_nr_irqs = 32,
  119. #elif defined(CONFIG_CPU_SUBTYPE_SH7709)
  120. .mv_nr_irqs = 61,
  121. #elif defined(CONFIG_CPU_SUBTYPE_SH7705)
  122. .mv_nr_irqs = 86,
  123. #elif defined(CONFIG_CPU_SUBTYPE_SH7710) || defined(CONFIG_CPU_SUBTYPE_SH7712)
  124. .mv_nr_irqs = 104,
  125. #endif
  126. .mv_inb = se_inb,
  127. .mv_inw = se_inw,
  128. .mv_inl = se_inl,
  129. .mv_outb = se_outb,
  130. .mv_outw = se_outw,
  131. .mv_outl = se_outl,
  132. .mv_inb_p = se_inb_p,
  133. .mv_inw_p = se_inw,
  134. .mv_inl_p = se_inl,
  135. .mv_outb_p = se_outb_p,
  136. .mv_outw_p = se_outw,
  137. .mv_outl_p = se_outl,
  138. .mv_insb = se_insb,
  139. .mv_insw = se_insw,
  140. .mv_insl = se_insl,
  141. .mv_outsb = se_outsb,
  142. .mv_outsw = se_outsw,
  143. .mv_outsl = se_outsl,
  144. .mv_init_irq = init_se_IRQ,
  145. };