cache.c 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169
  1. /*
  2. * This file is subject to the terms and conditions of the GNU General Public
  3. * License. See the file "COPYING" in the main directory of this archive
  4. * for more details.
  5. *
  6. * Copyright (C) 1994 - 2003, 06, 07 by Ralf Baechle (ralf@linux-mips.org)
  7. * Copyright (C) 2007 MIPS Technologies, Inc.
  8. */
  9. #include <linux/fs.h>
  10. #include <linux/fcntl.h>
  11. #include <linux/init.h>
  12. #include <linux/kernel.h>
  13. #include <linux/linkage.h>
  14. #include <linux/module.h>
  15. #include <linux/sched.h>
  16. #include <linux/mm.h>
  17. #include <asm/cacheflush.h>
  18. #include <asm/processor.h>
  19. #include <asm/cpu.h>
  20. #include <asm/cpu-features.h>
  21. /* Cache operations. */
  22. void (*flush_cache_all)(void);
  23. void (*__flush_cache_all)(void);
  24. void (*flush_cache_mm)(struct mm_struct *mm);
  25. void (*flush_cache_range)(struct vm_area_struct *vma, unsigned long start,
  26. unsigned long end);
  27. void (*flush_cache_page)(struct vm_area_struct *vma, unsigned long page,
  28. unsigned long pfn);
  29. void (*flush_icache_range)(unsigned long start, unsigned long end);
  30. /* MIPS specific cache operations */
  31. void (*flush_cache_sigtramp)(unsigned long addr);
  32. void (*local_flush_data_cache_page)(void * addr);
  33. void (*flush_data_cache_page)(unsigned long addr);
  34. void (*flush_icache_all)(void);
  35. EXPORT_SYMBOL_GPL(local_flush_data_cache_page);
  36. EXPORT_SYMBOL(flush_data_cache_page);
  37. #ifdef CONFIG_DMA_NONCOHERENT
  38. /* DMA cache operations. */
  39. void (*_dma_cache_wback_inv)(unsigned long start, unsigned long size);
  40. void (*_dma_cache_wback)(unsigned long start, unsigned long size);
  41. void (*_dma_cache_inv)(unsigned long start, unsigned long size);
  42. EXPORT_SYMBOL(_dma_cache_wback_inv);
  43. #endif /* CONFIG_DMA_NONCOHERENT */
  44. /*
  45. * We could optimize the case where the cache argument is not BCACHE but
  46. * that seems very atypical use ...
  47. */
  48. asmlinkage int sys_cacheflush(unsigned long addr,
  49. unsigned long bytes, unsigned int cache)
  50. {
  51. if (bytes == 0)
  52. return 0;
  53. if (!access_ok(VERIFY_WRITE, (void __user *) addr, bytes))
  54. return -EFAULT;
  55. flush_icache_range(addr, addr + bytes);
  56. return 0;
  57. }
  58. void __flush_dcache_page(struct page *page)
  59. {
  60. struct address_space *mapping = page_mapping(page);
  61. unsigned long addr;
  62. if (PageHighMem(page))
  63. return;
  64. if (mapping && !mapping_mapped(mapping)) {
  65. SetPageDcacheDirty(page);
  66. return;
  67. }
  68. /*
  69. * We could delay the flush for the !page_mapping case too. But that
  70. * case is for exec env/arg pages and those are %99 certainly going to
  71. * get faulted into the tlb (and thus flushed) anyways.
  72. */
  73. addr = (unsigned long) page_address(page);
  74. flush_data_cache_page(addr);
  75. }
  76. EXPORT_SYMBOL(__flush_dcache_page);
  77. void __flush_anon_page(struct page *page, unsigned long vmaddr)
  78. {
  79. if (pages_do_alias((unsigned long)page_address(page), vmaddr)) {
  80. void *kaddr;
  81. kaddr = kmap_coherent(page, vmaddr);
  82. flush_data_cache_page((unsigned long)kaddr);
  83. kunmap_coherent();
  84. }
  85. }
  86. EXPORT_SYMBOL(__flush_anon_page);
  87. void __update_cache(struct vm_area_struct *vma, unsigned long address,
  88. pte_t pte)
  89. {
  90. struct page *page;
  91. unsigned long pfn, addr;
  92. int exec = (vma->vm_flags & VM_EXEC) && !cpu_has_ic_fills_f_dc;
  93. pfn = pte_pfn(pte);
  94. if (unlikely(!pfn_valid(pfn)))
  95. return;
  96. page = pfn_to_page(pfn);
  97. if (page_mapping(page) && Page_dcache_dirty(page)) {
  98. addr = (unsigned long) page_address(page);
  99. if (exec || pages_do_alias(addr, address & PAGE_MASK))
  100. flush_data_cache_page(addr);
  101. ClearPageDcacheDirty(page);
  102. }
  103. }
  104. static char cache_panic[] __initdata = "Yeee, unsupported cache architecture.";
  105. void __init cpu_cache_init(void)
  106. {
  107. if (cpu_has_3k_cache) {
  108. extern void __weak r3k_cache_init(void);
  109. r3k_cache_init();
  110. return;
  111. }
  112. if (cpu_has_6k_cache) {
  113. extern void __weak r6k_cache_init(void);
  114. r6k_cache_init();
  115. return;
  116. }
  117. if (cpu_has_4k_cache) {
  118. extern void __weak r4k_cache_init(void);
  119. r4k_cache_init();
  120. return;
  121. }
  122. if (cpu_has_8k_cache) {
  123. extern void __weak r8k_cache_init(void);
  124. r8k_cache_init();
  125. return;
  126. }
  127. if (cpu_has_tx39_cache) {
  128. extern void __weak tx39_cache_init(void);
  129. tx39_cache_init();
  130. return;
  131. }
  132. panic(cache_panic);
  133. }
  134. int __weak __uncached_access(struct file *file, unsigned long addr)
  135. {
  136. if (file->f_flags & O_SYNC)
  137. return 1;
  138. return addr >= __pa(high_memory);
  139. }