bfin_gpio.c 28 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165
  1. /*
  2. * File: arch/blackfin/kernel/bfin_gpio.c
  3. * Based on:
  4. * Author: Michael Hennerich (hennerich@blackfin.uclinux.org)
  5. *
  6. * Created:
  7. * Description: GPIO Abstraction Layer
  8. *
  9. * Modified:
  10. * Copyright 2007 Analog Devices Inc.
  11. *
  12. * Bugs: Enter bugs at http://blackfin.uclinux.org/
  13. *
  14. * This program is free software; you can redistribute it and/or modify
  15. * it under the terms of the GNU General Public License as published by
  16. * the Free Software Foundation; either version 2 of the License, or
  17. * (at your option) any later version.
  18. *
  19. * This program is distributed in the hope that it will be useful,
  20. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  21. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  22. * GNU General Public License for more details.
  23. *
  24. * You should have received a copy of the GNU General Public License
  25. * along with this program; if not, see the file COPYING, or write
  26. * to the Free Software Foundation, Inc.,
  27. * 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
  28. */
  29. /*
  30. * Number BF537/6/4 BF561 BF533/2/1 BF549/8/4/2
  31. *
  32. * GPIO_0 PF0 PF0 PF0 PA0...PJ13
  33. * GPIO_1 PF1 PF1 PF1
  34. * GPIO_2 PF2 PF2 PF2
  35. * GPIO_3 PF3 PF3 PF3
  36. * GPIO_4 PF4 PF4 PF4
  37. * GPIO_5 PF5 PF5 PF5
  38. * GPIO_6 PF6 PF6 PF6
  39. * GPIO_7 PF7 PF7 PF7
  40. * GPIO_8 PF8 PF8 PF8
  41. * GPIO_9 PF9 PF9 PF9
  42. * GPIO_10 PF10 PF10 PF10
  43. * GPIO_11 PF11 PF11 PF11
  44. * GPIO_12 PF12 PF12 PF12
  45. * GPIO_13 PF13 PF13 PF13
  46. * GPIO_14 PF14 PF14 PF14
  47. * GPIO_15 PF15 PF15 PF15
  48. * GPIO_16 PG0 PF16
  49. * GPIO_17 PG1 PF17
  50. * GPIO_18 PG2 PF18
  51. * GPIO_19 PG3 PF19
  52. * GPIO_20 PG4 PF20
  53. * GPIO_21 PG5 PF21
  54. * GPIO_22 PG6 PF22
  55. * GPIO_23 PG7 PF23
  56. * GPIO_24 PG8 PF24
  57. * GPIO_25 PG9 PF25
  58. * GPIO_26 PG10 PF26
  59. * GPIO_27 PG11 PF27
  60. * GPIO_28 PG12 PF28
  61. * GPIO_29 PG13 PF29
  62. * GPIO_30 PG14 PF30
  63. * GPIO_31 PG15 PF31
  64. * GPIO_32 PH0 PF32
  65. * GPIO_33 PH1 PF33
  66. * GPIO_34 PH2 PF34
  67. * GPIO_35 PH3 PF35
  68. * GPIO_36 PH4 PF36
  69. * GPIO_37 PH5 PF37
  70. * GPIO_38 PH6 PF38
  71. * GPIO_39 PH7 PF39
  72. * GPIO_40 PH8 PF40
  73. * GPIO_41 PH9 PF41
  74. * GPIO_42 PH10 PF42
  75. * GPIO_43 PH11 PF43
  76. * GPIO_44 PH12 PF44
  77. * GPIO_45 PH13 PF45
  78. * GPIO_46 PH14 PF46
  79. * GPIO_47 PH15 PF47
  80. */
  81. #include <linux/delay.h>
  82. #include <linux/module.h>
  83. #include <linux/err.h>
  84. #include <asm/blackfin.h>
  85. #include <asm/gpio.h>
  86. #include <asm/portmux.h>
  87. #include <linux/irq.h>
  88. #if ANOMALY_05000311 || ANOMALY_05000323
  89. enum {
  90. AWA_data = SYSCR,
  91. AWA_data_clear = SYSCR,
  92. AWA_data_set = SYSCR,
  93. AWA_toggle = SYSCR,
  94. AWA_maska = UART_SCR,
  95. AWA_maska_clear = UART_SCR,
  96. AWA_maska_set = UART_SCR,
  97. AWA_maska_toggle = UART_SCR,
  98. AWA_maskb = UART_GCTL,
  99. AWA_maskb_clear = UART_GCTL,
  100. AWA_maskb_set = UART_GCTL,
  101. AWA_maskb_toggle = UART_GCTL,
  102. AWA_dir = SPORT1_STAT,
  103. AWA_polar = SPORT1_STAT,
  104. AWA_edge = SPORT1_STAT,
  105. AWA_both = SPORT1_STAT,
  106. #if ANOMALY_05000311
  107. AWA_inen = TIMER_ENABLE,
  108. #elif ANOMALY_05000323
  109. AWA_inen = DMA1_1_CONFIG,
  110. #endif
  111. };
  112. /* Anomaly Workaround */
  113. #define AWA_DUMMY_READ(name) bfin_read16(AWA_ ## name)
  114. #else
  115. #define AWA_DUMMY_READ(...) do { } while (0)
  116. #endif
  117. #ifdef BF533_FAMILY
  118. static struct gpio_port_t *gpio_bankb[gpio_bank(MAX_BLACKFIN_GPIOS)] = {
  119. (struct gpio_port_t *) FIO_FLAG_D,
  120. };
  121. #endif
  122. #ifdef BF537_FAMILY
  123. static struct gpio_port_t *gpio_bankb[gpio_bank(MAX_BLACKFIN_GPIOS)] = {
  124. (struct gpio_port_t *) PORTFIO,
  125. (struct gpio_port_t *) PORTGIO,
  126. (struct gpio_port_t *) PORTHIO,
  127. };
  128. static unsigned short *port_fer[gpio_bank(MAX_BLACKFIN_GPIOS)] = {
  129. (unsigned short *) PORTF_FER,
  130. (unsigned short *) PORTG_FER,
  131. (unsigned short *) PORTH_FER,
  132. };
  133. #endif
  134. #ifdef BF561_FAMILY
  135. static struct gpio_port_t *gpio_bankb[gpio_bank(MAX_BLACKFIN_GPIOS)] = {
  136. (struct gpio_port_t *) FIO0_FLAG_D,
  137. (struct gpio_port_t *) FIO1_FLAG_D,
  138. (struct gpio_port_t *) FIO2_FLAG_D,
  139. };
  140. #endif
  141. #ifdef BF548_FAMILY
  142. static struct gpio_port_t *gpio_array[gpio_bank(MAX_BLACKFIN_GPIOS)] = {
  143. (struct gpio_port_t *)PORTA_FER,
  144. (struct gpio_port_t *)PORTB_FER,
  145. (struct gpio_port_t *)PORTC_FER,
  146. (struct gpio_port_t *)PORTD_FER,
  147. (struct gpio_port_t *)PORTE_FER,
  148. (struct gpio_port_t *)PORTF_FER,
  149. (struct gpio_port_t *)PORTG_FER,
  150. (struct gpio_port_t *)PORTH_FER,
  151. (struct gpio_port_t *)PORTI_FER,
  152. (struct gpio_port_t *)PORTJ_FER,
  153. };
  154. #endif
  155. static unsigned short reserved_gpio_map[gpio_bank(MAX_BLACKFIN_GPIOS)];
  156. static unsigned short reserved_peri_map[gpio_bank(MAX_BLACKFIN_GPIOS + 16)];
  157. #define MAX_RESOURCES 256
  158. #define RESOURCE_LABEL_SIZE 16
  159. struct str_ident {
  160. char name[RESOURCE_LABEL_SIZE];
  161. } *str_ident;
  162. #ifdef CONFIG_PM
  163. static unsigned short wakeup_map[gpio_bank(MAX_BLACKFIN_GPIOS)];
  164. static unsigned char wakeup_flags_map[MAX_BLACKFIN_GPIOS];
  165. static struct gpio_port_s gpio_bank_saved[gpio_bank(MAX_BLACKFIN_GPIOS)];
  166. #ifdef BF533_FAMILY
  167. static unsigned int sic_iwr_irqs[gpio_bank(MAX_BLACKFIN_GPIOS)] = {IRQ_PROG_INTB};
  168. #endif
  169. #ifdef BF537_FAMILY
  170. static unsigned int sic_iwr_irqs[gpio_bank(MAX_BLACKFIN_GPIOS)] = {IRQ_PROG_INTB, IRQ_PORTG_INTB, IRQ_MAC_TX};
  171. #endif
  172. #ifdef BF561_FAMILY
  173. static unsigned int sic_iwr_irqs[gpio_bank(MAX_BLACKFIN_GPIOS)] = {IRQ_PROG0_INTB, IRQ_PROG1_INTB, IRQ_PROG2_INTB};
  174. #endif
  175. #endif /* CONFIG_PM */
  176. #if defined(BF548_FAMILY)
  177. inline int check_gpio(unsigned short gpio)
  178. {
  179. if (gpio == GPIO_PB15 || gpio == GPIO_PC14 || gpio == GPIO_PC15
  180. || gpio == GPIO_PH14 || gpio == GPIO_PH15
  181. || gpio == GPIO_PJ14 || gpio == GPIO_PJ15
  182. || gpio > MAX_BLACKFIN_GPIOS)
  183. return -EINVAL;
  184. return 0;
  185. }
  186. #else
  187. inline int check_gpio(unsigned short gpio)
  188. {
  189. if (gpio >= MAX_BLACKFIN_GPIOS)
  190. return -EINVAL;
  191. return 0;
  192. }
  193. #endif
  194. static void set_label(unsigned short ident, const char *label)
  195. {
  196. if (label && str_ident) {
  197. strncpy(str_ident[ident].name, label,
  198. RESOURCE_LABEL_SIZE);
  199. str_ident[ident].name[RESOURCE_LABEL_SIZE - 1] = 0;
  200. }
  201. }
  202. static char *get_label(unsigned short ident)
  203. {
  204. if (!str_ident)
  205. return "UNKNOWN";
  206. return (*str_ident[ident].name ? str_ident[ident].name : "UNKNOWN");
  207. }
  208. static int cmp_label(unsigned short ident, const char *label)
  209. {
  210. if (label && str_ident)
  211. return strncmp(str_ident[ident].name,
  212. label, strlen(label));
  213. else
  214. return -EINVAL;
  215. }
  216. #ifdef BF537_FAMILY
  217. static void port_setup(unsigned short gpio, unsigned short usage)
  218. {
  219. if (!check_gpio(gpio)) {
  220. if (usage == GPIO_USAGE)
  221. *port_fer[gpio_bank(gpio)] &= ~gpio_bit(gpio);
  222. else
  223. *port_fer[gpio_bank(gpio)] |= gpio_bit(gpio);
  224. SSYNC();
  225. }
  226. }
  227. #elif defined(BF548_FAMILY)
  228. static void port_setup(unsigned short gpio, unsigned short usage)
  229. {
  230. if (usage == GPIO_USAGE)
  231. gpio_array[gpio_bank(gpio)]->port_fer &= ~gpio_bit(gpio);
  232. else
  233. gpio_array[gpio_bank(gpio)]->port_fer |= gpio_bit(gpio);
  234. SSYNC();
  235. }
  236. #else
  237. # define port_setup(...) do { } while (0)
  238. #endif
  239. #ifdef BF537_FAMILY
  240. static struct {
  241. unsigned short res;
  242. unsigned short offset;
  243. } port_mux_lut[] = {
  244. {.res = P_PPI0_D13, .offset = 11},
  245. {.res = P_PPI0_D14, .offset = 11},
  246. {.res = P_PPI0_D15, .offset = 11},
  247. {.res = P_SPORT1_TFS, .offset = 11},
  248. {.res = P_SPORT1_TSCLK, .offset = 11},
  249. {.res = P_SPORT1_DTPRI, .offset = 11},
  250. {.res = P_PPI0_D10, .offset = 10},
  251. {.res = P_PPI0_D11, .offset = 10},
  252. {.res = P_PPI0_D12, .offset = 10},
  253. {.res = P_SPORT1_RSCLK, .offset = 10},
  254. {.res = P_SPORT1_RFS, .offset = 10},
  255. {.res = P_SPORT1_DRPRI, .offset = 10},
  256. {.res = P_PPI0_D8, .offset = 9},
  257. {.res = P_PPI0_D9, .offset = 9},
  258. {.res = P_SPORT1_DRSEC, .offset = 9},
  259. {.res = P_SPORT1_DTSEC, .offset = 9},
  260. {.res = P_TMR2, .offset = 8},
  261. {.res = P_PPI0_FS3, .offset = 8},
  262. {.res = P_TMR3, .offset = 7},
  263. {.res = P_SPI0_SSEL4, .offset = 7},
  264. {.res = P_TMR4, .offset = 6},
  265. {.res = P_SPI0_SSEL5, .offset = 6},
  266. {.res = P_TMR5, .offset = 5},
  267. {.res = P_SPI0_SSEL6, .offset = 5},
  268. {.res = P_UART1_RX, .offset = 4},
  269. {.res = P_UART1_TX, .offset = 4},
  270. {.res = P_TMR6, .offset = 4},
  271. {.res = P_TMR7, .offset = 4},
  272. {.res = P_UART0_RX, .offset = 3},
  273. {.res = P_UART0_TX, .offset = 3},
  274. {.res = P_DMAR0, .offset = 3},
  275. {.res = P_DMAR1, .offset = 3},
  276. {.res = P_SPORT0_DTSEC, .offset = 1},
  277. {.res = P_SPORT0_DRSEC, .offset = 1},
  278. {.res = P_CAN0_RX, .offset = 1},
  279. {.res = P_CAN0_TX, .offset = 1},
  280. {.res = P_SPI0_SSEL7, .offset = 1},
  281. {.res = P_SPORT0_TFS, .offset = 0},
  282. {.res = P_SPORT0_DTPRI, .offset = 0},
  283. {.res = P_SPI0_SSEL2, .offset = 0},
  284. {.res = P_SPI0_SSEL3, .offset = 0},
  285. };
  286. static void portmux_setup(unsigned short per, unsigned short function)
  287. {
  288. u16 y, offset, muxreg;
  289. for (y = 0; y < ARRAY_SIZE(port_mux_lut); y++) {
  290. if (port_mux_lut[y].res == per) {
  291. /* SET PORTMUX REG */
  292. offset = port_mux_lut[y].offset;
  293. muxreg = bfin_read_PORT_MUX();
  294. if (offset != 1) {
  295. muxreg &= ~(1 << offset);
  296. } else {
  297. muxreg &= ~(3 << 1);
  298. }
  299. muxreg |= (function << offset);
  300. bfin_write_PORT_MUX(muxreg);
  301. }
  302. }
  303. }
  304. #elif defined(BF548_FAMILY)
  305. inline void portmux_setup(unsigned short portno, unsigned short function)
  306. {
  307. u32 pmux;
  308. pmux = gpio_array[gpio_bank(portno)]->port_mux;
  309. pmux &= ~(0x3 << (2 * gpio_sub_n(portno)));
  310. pmux |= (function & 0x3) << (2 * gpio_sub_n(portno));
  311. gpio_array[gpio_bank(portno)]->port_mux = pmux;
  312. }
  313. inline u16 get_portmux(unsigned short portno)
  314. {
  315. u32 pmux;
  316. pmux = gpio_array[gpio_bank(portno)]->port_mux;
  317. return (pmux >> (2 * gpio_sub_n(portno)) & 0x3);
  318. }
  319. #else
  320. # define portmux_setup(...) do { } while (0)
  321. #endif
  322. #ifndef BF548_FAMILY
  323. static void default_gpio(unsigned short gpio)
  324. {
  325. unsigned short bank, bitmask;
  326. unsigned long flags;
  327. bank = gpio_bank(gpio);
  328. bitmask = gpio_bit(gpio);
  329. local_irq_save(flags);
  330. gpio_bankb[bank]->maska_clear = bitmask;
  331. gpio_bankb[bank]->maskb_clear = bitmask;
  332. SSYNC();
  333. gpio_bankb[bank]->inen &= ~bitmask;
  334. gpio_bankb[bank]->dir &= ~bitmask;
  335. gpio_bankb[bank]->polar &= ~bitmask;
  336. gpio_bankb[bank]->both &= ~bitmask;
  337. gpio_bankb[bank]->edge &= ~bitmask;
  338. AWA_DUMMY_READ(edge);
  339. local_irq_restore(flags);
  340. }
  341. #else
  342. # define default_gpio(...) do { } while (0)
  343. #endif
  344. static int __init bfin_gpio_init(void)
  345. {
  346. str_ident = kcalloc(MAX_RESOURCES,
  347. sizeof(struct str_ident), GFP_KERNEL);
  348. if (str_ident == NULL)
  349. return -ENOMEM;
  350. memset(str_ident, 0, MAX_RESOURCES * sizeof(struct str_ident));
  351. printk(KERN_INFO "Blackfin GPIO Controller\n");
  352. return 0;
  353. }
  354. arch_initcall(bfin_gpio_init);
  355. #ifndef BF548_FAMILY
  356. /***********************************************************
  357. *
  358. * FUNCTIONS: Blackfin General Purpose Ports Access Functions
  359. *
  360. * INPUTS/OUTPUTS:
  361. * gpio - GPIO Number between 0 and MAX_BLACKFIN_GPIOS
  362. *
  363. *
  364. * DESCRIPTION: These functions abstract direct register access
  365. * to Blackfin processor General Purpose
  366. * Ports Regsiters
  367. *
  368. * CAUTION: These functions do not belong to the GPIO Driver API
  369. *************************************************************
  370. * MODIFICATION HISTORY :
  371. **************************************************************/
  372. /* Set a specific bit */
  373. #define SET_GPIO(name) \
  374. void set_gpio_ ## name(unsigned short gpio, unsigned short arg) \
  375. { \
  376. unsigned long flags; \
  377. BUG_ON(!(reserved_gpio_map[gpio_bank(gpio)] & gpio_bit(gpio))); \
  378. local_irq_save(flags); \
  379. if (arg) \
  380. gpio_bankb[gpio_bank(gpio)]->name |= gpio_bit(gpio); \
  381. else \
  382. gpio_bankb[gpio_bank(gpio)]->name &= ~gpio_bit(gpio); \
  383. AWA_DUMMY_READ(name); \
  384. local_irq_restore(flags); \
  385. } \
  386. EXPORT_SYMBOL(set_gpio_ ## name);
  387. SET_GPIO(dir)
  388. SET_GPIO(inen)
  389. SET_GPIO(polar)
  390. SET_GPIO(edge)
  391. SET_GPIO(both)
  392. #if ANOMALY_05000311 || ANOMALY_05000323
  393. #define SET_GPIO_SC(name) \
  394. void set_gpio_ ## name(unsigned short gpio, unsigned short arg) \
  395. { \
  396. unsigned long flags; \
  397. BUG_ON(!(reserved_gpio_map[gpio_bank(gpio)] & gpio_bit(gpio))); \
  398. local_irq_save(flags); \
  399. if (arg) \
  400. gpio_bankb[gpio_bank(gpio)]->name ## _set = gpio_bit(gpio); \
  401. else \
  402. gpio_bankb[gpio_bank(gpio)]->name ## _clear = gpio_bit(gpio); \
  403. AWA_DUMMY_READ(name); \
  404. local_irq_restore(flags); \
  405. } \
  406. EXPORT_SYMBOL(set_gpio_ ## name);
  407. #else
  408. #define SET_GPIO_SC(name) \
  409. void set_gpio_ ## name(unsigned short gpio, unsigned short arg) \
  410. { \
  411. BUG_ON(!(reserved_gpio_map[gpio_bank(gpio)] & gpio_bit(gpio))); \
  412. if (arg) \
  413. gpio_bankb[gpio_bank(gpio)]->name ## _set = gpio_bit(gpio); \
  414. else \
  415. gpio_bankb[gpio_bank(gpio)]->name ## _clear = gpio_bit(gpio); \
  416. } \
  417. EXPORT_SYMBOL(set_gpio_ ## name);
  418. #endif
  419. SET_GPIO_SC(maska)
  420. SET_GPIO_SC(maskb)
  421. SET_GPIO_SC(data)
  422. #if ANOMALY_05000311 || ANOMALY_05000323
  423. void set_gpio_toggle(unsigned short gpio)
  424. {
  425. unsigned long flags;
  426. BUG_ON(!(reserved_gpio_map[gpio_bank(gpio)] & gpio_bit(gpio)));
  427. local_irq_save(flags);
  428. gpio_bankb[gpio_bank(gpio)]->toggle = gpio_bit(gpio);
  429. AWA_DUMMY_READ(toggle);
  430. local_irq_restore(flags);
  431. }
  432. #else
  433. void set_gpio_toggle(unsigned short gpio)
  434. {
  435. BUG_ON(!(reserved_gpio_map[gpio_bank(gpio)] & gpio_bit(gpio)));
  436. gpio_bankb[gpio_bank(gpio)]->toggle = gpio_bit(gpio);
  437. }
  438. #endif
  439. EXPORT_SYMBOL(set_gpio_toggle);
  440. /*Set current PORT date (16-bit word)*/
  441. #if ANOMALY_05000311 || ANOMALY_05000323
  442. #define SET_GPIO_P(name) \
  443. void set_gpiop_ ## name(unsigned short gpio, unsigned short arg) \
  444. { \
  445. unsigned long flags; \
  446. local_irq_save(flags); \
  447. gpio_bankb[gpio_bank(gpio)]->name = arg; \
  448. AWA_DUMMY_READ(name); \
  449. local_irq_restore(flags); \
  450. } \
  451. EXPORT_SYMBOL(set_gpiop_ ## name);
  452. #else
  453. #define SET_GPIO_P(name) \
  454. void set_gpiop_ ## name(unsigned short gpio, unsigned short arg) \
  455. { \
  456. gpio_bankb[gpio_bank(gpio)]->name = arg; \
  457. } \
  458. EXPORT_SYMBOL(set_gpiop_ ## name);
  459. #endif
  460. SET_GPIO_P(data)
  461. SET_GPIO_P(dir)
  462. SET_GPIO_P(inen)
  463. SET_GPIO_P(polar)
  464. SET_GPIO_P(edge)
  465. SET_GPIO_P(both)
  466. SET_GPIO_P(maska)
  467. SET_GPIO_P(maskb)
  468. /* Get a specific bit */
  469. #if ANOMALY_05000311 || ANOMALY_05000323
  470. #define GET_GPIO(name) \
  471. unsigned short get_gpio_ ## name(unsigned short gpio) \
  472. { \
  473. unsigned long flags; \
  474. unsigned short ret; \
  475. local_irq_save(flags); \
  476. ret = 0x01 & (gpio_bankb[gpio_bank(gpio)]->name >> gpio_sub_n(gpio)); \
  477. AWA_DUMMY_READ(name); \
  478. local_irq_restore(flags); \
  479. return ret; \
  480. } \
  481. EXPORT_SYMBOL(get_gpio_ ## name);
  482. #else
  483. #define GET_GPIO(name) \
  484. unsigned short get_gpio_ ## name(unsigned short gpio) \
  485. { \
  486. return (0x01 & (gpio_bankb[gpio_bank(gpio)]->name >> gpio_sub_n(gpio))); \
  487. } \
  488. EXPORT_SYMBOL(get_gpio_ ## name);
  489. #endif
  490. GET_GPIO(data)
  491. GET_GPIO(dir)
  492. GET_GPIO(inen)
  493. GET_GPIO(polar)
  494. GET_GPIO(edge)
  495. GET_GPIO(both)
  496. GET_GPIO(maska)
  497. GET_GPIO(maskb)
  498. /*Get current PORT date (16-bit word)*/
  499. #if ANOMALY_05000311 || ANOMALY_05000323
  500. #define GET_GPIO_P(name) \
  501. unsigned short get_gpiop_ ## name(unsigned short gpio) \
  502. { \
  503. unsigned long flags; \
  504. unsigned short ret; \
  505. local_irq_save(flags); \
  506. ret = (gpio_bankb[gpio_bank(gpio)]->name); \
  507. AWA_DUMMY_READ(name); \
  508. local_irq_restore(flags); \
  509. return ret; \
  510. } \
  511. EXPORT_SYMBOL(get_gpiop_ ## name);
  512. #else
  513. #define GET_GPIO_P(name) \
  514. unsigned short get_gpiop_ ## name(unsigned short gpio) \
  515. { \
  516. return (gpio_bankb[gpio_bank(gpio)]->name);\
  517. } \
  518. EXPORT_SYMBOL(get_gpiop_ ## name);
  519. #endif
  520. GET_GPIO_P(data)
  521. GET_GPIO_P(dir)
  522. GET_GPIO_P(inen)
  523. GET_GPIO_P(polar)
  524. GET_GPIO_P(edge)
  525. GET_GPIO_P(both)
  526. GET_GPIO_P(maska)
  527. GET_GPIO_P(maskb)
  528. #ifdef CONFIG_PM
  529. /***********************************************************
  530. *
  531. * FUNCTIONS: Blackfin PM Setup API
  532. *
  533. * INPUTS/OUTPUTS:
  534. * gpio - GPIO Number between 0 and MAX_BLACKFIN_GPIOS
  535. * type -
  536. * PM_WAKE_RISING
  537. * PM_WAKE_FALLING
  538. * PM_WAKE_HIGH
  539. * PM_WAKE_LOW
  540. * PM_WAKE_BOTH_EDGES
  541. *
  542. * DESCRIPTION: Blackfin PM Driver API
  543. *
  544. * CAUTION:
  545. *************************************************************
  546. * MODIFICATION HISTORY :
  547. **************************************************************/
  548. int gpio_pm_wakeup_request(unsigned short gpio, unsigned char type)
  549. {
  550. unsigned long flags;
  551. if ((check_gpio(gpio) < 0) || !type)
  552. return -EINVAL;
  553. local_irq_save(flags);
  554. wakeup_map[gpio_bank(gpio)] |= gpio_bit(gpio);
  555. wakeup_flags_map[gpio] = type;
  556. local_irq_restore(flags);
  557. return 0;
  558. }
  559. EXPORT_SYMBOL(gpio_pm_wakeup_request);
  560. void gpio_pm_wakeup_free(unsigned short gpio)
  561. {
  562. unsigned long flags;
  563. if (check_gpio(gpio) < 0)
  564. return;
  565. local_irq_save(flags);
  566. wakeup_map[gpio_bank(gpio)] &= ~gpio_bit(gpio);
  567. local_irq_restore(flags);
  568. }
  569. EXPORT_SYMBOL(gpio_pm_wakeup_free);
  570. static int bfin_gpio_wakeup_type(unsigned short gpio, unsigned char type)
  571. {
  572. port_setup(gpio, GPIO_USAGE);
  573. set_gpio_dir(gpio, 0);
  574. set_gpio_inen(gpio, 1);
  575. if (type & (PM_WAKE_RISING | PM_WAKE_FALLING))
  576. set_gpio_edge(gpio, 1);
  577. else
  578. set_gpio_edge(gpio, 0);
  579. if ((type & (PM_WAKE_BOTH_EDGES)) == (PM_WAKE_BOTH_EDGES))
  580. set_gpio_both(gpio, 1);
  581. else
  582. set_gpio_both(gpio, 0);
  583. if ((type & (PM_WAKE_FALLING | PM_WAKE_LOW)))
  584. set_gpio_polar(gpio, 1);
  585. else
  586. set_gpio_polar(gpio, 0);
  587. SSYNC();
  588. return 0;
  589. }
  590. u32 gpio_pm_setup(void)
  591. {
  592. u32 sic_iwr = 0;
  593. u16 bank, mask, i, gpio;
  594. for (i = 0; i < MAX_BLACKFIN_GPIOS; i += GPIO_BANKSIZE) {
  595. mask = wakeup_map[gpio_bank(i)];
  596. bank = gpio_bank(i);
  597. gpio_bank_saved[bank].maskb = gpio_bankb[bank]->maskb;
  598. gpio_bankb[bank]->maskb = 0;
  599. if (mask) {
  600. #ifdef BF537_FAMILY
  601. gpio_bank_saved[bank].fer = *port_fer[bank];
  602. #endif
  603. gpio_bank_saved[bank].inen = gpio_bankb[bank]->inen;
  604. gpio_bank_saved[bank].polar = gpio_bankb[bank]->polar;
  605. gpio_bank_saved[bank].dir = gpio_bankb[bank]->dir;
  606. gpio_bank_saved[bank].edge = gpio_bankb[bank]->edge;
  607. gpio_bank_saved[bank].both = gpio_bankb[bank]->both;
  608. gpio_bank_saved[bank].reserved =
  609. reserved_gpio_map[bank];
  610. gpio = i;
  611. while (mask) {
  612. if (mask & 1) {
  613. reserved_gpio_map[gpio_bank(gpio)] |=
  614. gpio_bit(gpio);
  615. bfin_gpio_wakeup_type(gpio,
  616. wakeup_flags_map[gpio]);
  617. set_gpio_data(gpio, 0); /*Clear*/
  618. }
  619. gpio++;
  620. mask >>= 1;
  621. }
  622. sic_iwr |= 1 <<
  623. (sic_iwr_irqs[bank] - (IRQ_CORETMR + 1));
  624. gpio_bankb[bank]->maskb_set = wakeup_map[gpio_bank(i)];
  625. }
  626. }
  627. AWA_DUMMY_READ(maskb_set);
  628. if (sic_iwr)
  629. return sic_iwr;
  630. else
  631. return IWR_ENABLE_ALL;
  632. }
  633. void gpio_pm_restore(void)
  634. {
  635. u16 bank, mask, i;
  636. for (i = 0; i < MAX_BLACKFIN_GPIOS; i += GPIO_BANKSIZE) {
  637. mask = wakeup_map[gpio_bank(i)];
  638. bank = gpio_bank(i);
  639. if (mask) {
  640. #ifdef BF537_FAMILY
  641. *port_fer[bank] = gpio_bank_saved[bank].fer;
  642. #endif
  643. gpio_bankb[bank]->inen = gpio_bank_saved[bank].inen;
  644. gpio_bankb[bank]->dir = gpio_bank_saved[bank].dir;
  645. gpio_bankb[bank]->polar = gpio_bank_saved[bank].polar;
  646. gpio_bankb[bank]->edge = gpio_bank_saved[bank].edge;
  647. gpio_bankb[bank]->both = gpio_bank_saved[bank].both;
  648. reserved_gpio_map[bank] =
  649. gpio_bank_saved[bank].reserved;
  650. }
  651. gpio_bankb[bank]->maskb = gpio_bank_saved[bank].maskb;
  652. }
  653. AWA_DUMMY_READ(maskb);
  654. }
  655. #endif
  656. #endif /* BF548_FAMILY */
  657. /***********************************************************
  658. *
  659. * FUNCTIONS: Blackfin Peripheral Resource Allocation
  660. * and PortMux Setup
  661. *
  662. * INPUTS/OUTPUTS:
  663. * per Peripheral Identifier
  664. * label String
  665. *
  666. * DESCRIPTION: Blackfin Peripheral Resource Allocation and Setup API
  667. *
  668. * CAUTION:
  669. *************************************************************
  670. * MODIFICATION HISTORY :
  671. **************************************************************/
  672. #ifdef BF548_FAMILY
  673. int peripheral_request(unsigned short per, const char *label)
  674. {
  675. unsigned long flags;
  676. unsigned short ident = P_IDENT(per);
  677. /*
  678. * Don't cares are pins with only one dedicated function
  679. */
  680. if (per & P_DONTCARE)
  681. return 0;
  682. if (!(per & P_DEFINED))
  683. return -ENODEV;
  684. if (check_gpio(ident) < 0)
  685. return -EINVAL;
  686. local_irq_save(flags);
  687. if (unlikely(reserved_gpio_map[gpio_bank(ident)] & gpio_bit(ident))) {
  688. printk(KERN_ERR
  689. "%s: Peripheral %d is already reserved as GPIO by %s !\n",
  690. __FUNCTION__, ident, get_label(ident));
  691. dump_stack();
  692. local_irq_restore(flags);
  693. return -EBUSY;
  694. }
  695. if (unlikely(reserved_peri_map[gpio_bank(ident)] & gpio_bit(ident))) {
  696. u16 funct = get_portmux(ident);
  697. /*
  698. * Pin functions like AMC address strobes my
  699. * be requested and used by several drivers
  700. */
  701. if (!((per & P_MAYSHARE) && (funct == P_FUNCT2MUX(per)))) {
  702. /*
  703. * Allow that the identical pin function can
  704. * be requested from the same driver twice
  705. */
  706. if (cmp_label(ident, label) == 0)
  707. goto anyway;
  708. printk(KERN_ERR
  709. "%s: Peripheral %d function %d is already reserved by %s !\n",
  710. __FUNCTION__, ident, P_FUNCT2MUX(per), get_label(ident));
  711. dump_stack();
  712. local_irq_restore(flags);
  713. return -EBUSY;
  714. }
  715. }
  716. anyway:
  717. reserved_peri_map[gpio_bank(ident)] |= gpio_bit(ident);
  718. portmux_setup(ident, P_FUNCT2MUX(per));
  719. port_setup(ident, PERIPHERAL_USAGE);
  720. local_irq_restore(flags);
  721. set_label(ident, label);
  722. return 0;
  723. }
  724. EXPORT_SYMBOL(peripheral_request);
  725. #else
  726. int peripheral_request(unsigned short per, const char *label)
  727. {
  728. unsigned long flags;
  729. unsigned short ident = P_IDENT(per);
  730. /*
  731. * Don't cares are pins with only one dedicated function
  732. */
  733. if (per & P_DONTCARE)
  734. return 0;
  735. if (!(per & P_DEFINED))
  736. return -ENODEV;
  737. local_irq_save(flags);
  738. if (!check_gpio(ident)) {
  739. if (unlikely(reserved_gpio_map[gpio_bank(ident)] & gpio_bit(ident))) {
  740. printk(KERN_ERR
  741. "%s: Peripheral %d is already reserved as GPIO by %s !\n",
  742. __FUNCTION__, ident, get_label(ident));
  743. dump_stack();
  744. local_irq_restore(flags);
  745. return -EBUSY;
  746. }
  747. }
  748. if (unlikely(reserved_peri_map[gpio_bank(ident)] & gpio_bit(ident))) {
  749. /*
  750. * Pin functions like AMC address strobes my
  751. * be requested and used by several drivers
  752. */
  753. if (!(per & P_MAYSHARE)) {
  754. /*
  755. * Allow that the identical pin function can
  756. * be requested from the same driver twice
  757. */
  758. if (cmp_label(ident, label) == 0)
  759. goto anyway;
  760. printk(KERN_ERR
  761. "%s: Peripheral %d function %d is already"
  762. " reserved by %s !\n",
  763. __FUNCTION__, ident, P_FUNCT2MUX(per),
  764. get_label(ident));
  765. dump_stack();
  766. local_irq_restore(flags);
  767. return -EBUSY;
  768. }
  769. }
  770. anyway:
  771. portmux_setup(per, P_FUNCT2MUX(per));
  772. port_setup(ident, PERIPHERAL_USAGE);
  773. reserved_peri_map[gpio_bank(ident)] |= gpio_bit(ident);
  774. local_irq_restore(flags);
  775. set_label(ident, label);
  776. return 0;
  777. }
  778. EXPORT_SYMBOL(peripheral_request);
  779. #endif
  780. int peripheral_request_list(unsigned short per[], const char *label)
  781. {
  782. u16 cnt;
  783. int ret;
  784. for (cnt = 0; per[cnt] != 0; cnt++) {
  785. ret = peripheral_request(per[cnt], label);
  786. if (ret < 0) {
  787. for ( ; cnt > 0; cnt--) {
  788. peripheral_free(per[cnt - 1]);
  789. }
  790. return ret;
  791. }
  792. }
  793. return 0;
  794. }
  795. EXPORT_SYMBOL(peripheral_request_list);
  796. void peripheral_free(unsigned short per)
  797. {
  798. unsigned long flags;
  799. unsigned short ident = P_IDENT(per);
  800. if (per & P_DONTCARE)
  801. return;
  802. if (!(per & P_DEFINED))
  803. return;
  804. if (check_gpio(ident) < 0)
  805. return;
  806. local_irq_save(flags);
  807. if (unlikely(!(reserved_peri_map[gpio_bank(ident)]
  808. & gpio_bit(ident)))) {
  809. local_irq_restore(flags);
  810. return;
  811. }
  812. if (!(per & P_MAYSHARE)) {
  813. port_setup(ident, GPIO_USAGE);
  814. }
  815. reserved_peri_map[gpio_bank(ident)] &= ~gpio_bit(ident);
  816. set_label(ident, "free");
  817. local_irq_restore(flags);
  818. }
  819. EXPORT_SYMBOL(peripheral_free);
  820. void peripheral_free_list(unsigned short per[])
  821. {
  822. u16 cnt;
  823. for (cnt = 0; per[cnt] != 0; cnt++) {
  824. peripheral_free(per[cnt]);
  825. }
  826. }
  827. EXPORT_SYMBOL(peripheral_free_list);
  828. /***********************************************************
  829. *
  830. * FUNCTIONS: Blackfin GPIO Driver
  831. *
  832. * INPUTS/OUTPUTS:
  833. * gpio PIO Number between 0 and MAX_BLACKFIN_GPIOS
  834. * label String
  835. *
  836. * DESCRIPTION: Blackfin GPIO Driver API
  837. *
  838. * CAUTION:
  839. *************************************************************
  840. * MODIFICATION HISTORY :
  841. **************************************************************/
  842. int gpio_request(unsigned short gpio, const char *label)
  843. {
  844. unsigned long flags;
  845. if (check_gpio(gpio) < 0)
  846. return -EINVAL;
  847. local_irq_save(flags);
  848. /*
  849. * Allow that the identical GPIO can
  850. * be requested from the same driver twice
  851. * Do nothing and return -
  852. */
  853. if (cmp_label(gpio, label) == 0) {
  854. local_irq_restore(flags);
  855. return 0;
  856. }
  857. if (unlikely(reserved_gpio_map[gpio_bank(gpio)] & gpio_bit(gpio))) {
  858. printk(KERN_ERR "bfin-gpio: GPIO %d is already reserved by %s !\n",
  859. gpio, get_label(gpio));
  860. dump_stack();
  861. local_irq_restore(flags);
  862. return -EBUSY;
  863. }
  864. if (unlikely(reserved_peri_map[gpio_bank(gpio)] & gpio_bit(gpio))) {
  865. printk(KERN_ERR
  866. "bfin-gpio: GPIO %d is already reserved as Peripheral by %s !\n",
  867. gpio, get_label(gpio));
  868. dump_stack();
  869. local_irq_restore(flags);
  870. return -EBUSY;
  871. }
  872. reserved_gpio_map[gpio_bank(gpio)] |= gpio_bit(gpio);
  873. local_irq_restore(flags);
  874. port_setup(gpio, GPIO_USAGE);
  875. set_label(gpio, label);
  876. return 0;
  877. }
  878. EXPORT_SYMBOL(gpio_request);
  879. void gpio_free(unsigned short gpio)
  880. {
  881. unsigned long flags;
  882. if (check_gpio(gpio) < 0)
  883. return;
  884. local_irq_save(flags);
  885. if (unlikely(!(reserved_gpio_map[gpio_bank(gpio)] & gpio_bit(gpio)))) {
  886. printk(KERN_ERR "bfin-gpio: GPIO %d wasn't reserved!\n", gpio);
  887. dump_stack();
  888. local_irq_restore(flags);
  889. return;
  890. }
  891. default_gpio(gpio);
  892. reserved_gpio_map[gpio_bank(gpio)] &= ~gpio_bit(gpio);
  893. set_label(gpio, "free");
  894. local_irq_restore(flags);
  895. }
  896. EXPORT_SYMBOL(gpio_free);
  897. #ifdef BF548_FAMILY
  898. void gpio_direction_input(unsigned short gpio)
  899. {
  900. unsigned long flags;
  901. BUG_ON(!(reserved_gpio_map[gpio_bank(gpio)] & gpio_bit(gpio)));
  902. local_irq_save(flags);
  903. gpio_array[gpio_bank(gpio)]->port_dir_clear = gpio_bit(gpio);
  904. gpio_array[gpio_bank(gpio)]->port_inen |= gpio_bit(gpio);
  905. local_irq_restore(flags);
  906. }
  907. EXPORT_SYMBOL(gpio_direction_input);
  908. void gpio_direction_output(unsigned short gpio)
  909. {
  910. unsigned long flags;
  911. BUG_ON(!(reserved_gpio_map[gpio_bank(gpio)] & gpio_bit(gpio)));
  912. local_irq_save(flags);
  913. gpio_array[gpio_bank(gpio)]->port_inen &= ~gpio_bit(gpio);
  914. gpio_array[gpio_bank(gpio)]->port_dir_set = gpio_bit(gpio);
  915. local_irq_restore(flags);
  916. }
  917. EXPORT_SYMBOL(gpio_direction_output);
  918. void gpio_set_value(unsigned short gpio, unsigned short arg)
  919. {
  920. if (arg)
  921. gpio_array[gpio_bank(gpio)]->port_set = gpio_bit(gpio);
  922. else
  923. gpio_array[gpio_bank(gpio)]->port_clear = gpio_bit(gpio);
  924. }
  925. EXPORT_SYMBOL(gpio_set_value);
  926. unsigned short gpio_get_value(unsigned short gpio)
  927. {
  928. return (1 & (gpio_array[gpio_bank(gpio)]->port_data >> gpio_sub_n(gpio)));
  929. }
  930. EXPORT_SYMBOL(gpio_get_value);
  931. #else
  932. void gpio_direction_input(unsigned short gpio)
  933. {
  934. unsigned long flags;
  935. BUG_ON(!(reserved_gpio_map[gpio_bank(gpio)] & gpio_bit(gpio)));
  936. local_irq_save(flags);
  937. gpio_bankb[gpio_bank(gpio)]->dir &= ~gpio_bit(gpio);
  938. gpio_bankb[gpio_bank(gpio)]->inen |= gpio_bit(gpio);
  939. AWA_DUMMY_READ(inen);
  940. local_irq_restore(flags);
  941. }
  942. EXPORT_SYMBOL(gpio_direction_input);
  943. void gpio_direction_output(unsigned short gpio)
  944. {
  945. unsigned long flags;
  946. BUG_ON(!(reserved_gpio_map[gpio_bank(gpio)] & gpio_bit(gpio)));
  947. local_irq_save(flags);
  948. gpio_bankb[gpio_bank(gpio)]->inen &= ~gpio_bit(gpio);
  949. gpio_bankb[gpio_bank(gpio)]->dir |= gpio_bit(gpio);
  950. AWA_DUMMY_READ(dir);
  951. local_irq_restore(flags);
  952. }
  953. EXPORT_SYMBOL(gpio_direction_output);
  954. /* If we are booting from SPI and our board lacks a strong enough pull up,
  955. * the core can reset and execute the bootrom faster than the resistor can
  956. * pull the signal logically high. To work around this (common) error in
  957. * board design, we explicitly set the pin back to GPIO mode, force /CS
  958. * high, and wait for the electrons to do their thing.
  959. *
  960. * This function only makes sense to be called from reset code, but it
  961. * lives here as we need to force all the GPIO states w/out going through
  962. * BUG() checks and such.
  963. */
  964. void bfin_gpio_reset_spi0_ssel1(void)
  965. {
  966. u16 gpio = P_IDENT(P_SPI0_SSEL1);
  967. port_setup(gpio, GPIO_USAGE);
  968. gpio_bankb[gpio_bank(gpio)]->data_set = gpio_bit(gpio);
  969. udelay(1);
  970. }
  971. #endif /*BF548_FAMILY */