board-h3.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560
  1. /*
  2. * linux/arch/arm/mach-omap1/board-h3.c
  3. *
  4. * This file contains OMAP1710 H3 specific code.
  5. *
  6. * Copyright (C) 2004 Texas Instruments, Inc.
  7. * Copyright (C) 2002 MontaVista Software, Inc.
  8. * Copyright (C) 2001 RidgeRun, Inc.
  9. * Author: RidgeRun, Inc.
  10. * Greg Lonnon (glonnon@ridgerun.com) or info@ridgerun.com
  11. *
  12. * This program is free software; you can redistribute it and/or modify
  13. * it under the terms of the GNU General Public License version 2 as
  14. * published by the Free Software Foundation.
  15. */
  16. #include <linux/types.h>
  17. #include <linux/init.h>
  18. #include <linux/major.h>
  19. #include <linux/kernel.h>
  20. #include <linux/platform_device.h>
  21. #include <linux/errno.h>
  22. #include <linux/workqueue.h>
  23. #include <linux/i2c.h>
  24. #include <linux/mtd/mtd.h>
  25. #include <linux/mtd/nand.h>
  26. #include <linux/mtd/partitions.h>
  27. #include <linux/input.h>
  28. #include <asm/setup.h>
  29. #include <asm/page.h>
  30. #include <asm/hardware.h>
  31. #include <asm/gpio.h>
  32. #include <asm/mach-types.h>
  33. #include <asm/mach/arch.h>
  34. #include <asm/mach/flash.h>
  35. #include <asm/mach/map.h>
  36. #include <asm/arch/tps65010.h>
  37. #include <asm/arch/gpioexpander.h>
  38. #include <asm/arch/irqs.h>
  39. #include <asm/arch/mux.h>
  40. #include <asm/arch/tc.h>
  41. #include <asm/arch/irda.h>
  42. #include <asm/arch/usb.h>
  43. #include <asm/arch/keypad.h>
  44. #include <asm/arch/dma.h>
  45. #include <asm/arch/common.h>
  46. #include <asm/arch/mcbsp.h>
  47. #include <asm/arch/omap-alsa.h>
  48. extern int omap_gpio_init(void);
  49. static int h3_keymap[] = {
  50. KEY(0, 0, KEY_LEFT),
  51. KEY(0, 1, KEY_RIGHT),
  52. KEY(0, 2, KEY_3),
  53. KEY(0, 3, KEY_F10),
  54. KEY(0, 4, KEY_F5),
  55. KEY(0, 5, KEY_9),
  56. KEY(1, 0, KEY_DOWN),
  57. KEY(1, 1, KEY_UP),
  58. KEY(1, 2, KEY_2),
  59. KEY(1, 3, KEY_F9),
  60. KEY(1, 4, KEY_F7),
  61. KEY(1, 5, KEY_0),
  62. KEY(2, 0, KEY_ENTER),
  63. KEY(2, 1, KEY_6),
  64. KEY(2, 2, KEY_1),
  65. KEY(2, 3, KEY_F2),
  66. KEY(2, 4, KEY_F6),
  67. KEY(2, 5, KEY_HOME),
  68. KEY(3, 0, KEY_8),
  69. KEY(3, 1, KEY_5),
  70. KEY(3, 2, KEY_F12),
  71. KEY(3, 3, KEY_F3),
  72. KEY(3, 4, KEY_F8),
  73. KEY(3, 5, KEY_END),
  74. KEY(4, 0, KEY_7),
  75. KEY(4, 1, KEY_4),
  76. KEY(4, 2, KEY_F11),
  77. KEY(4, 3, KEY_F1),
  78. KEY(4, 4, KEY_F4),
  79. KEY(4, 5, KEY_ESC),
  80. KEY(5, 0, KEY_F13),
  81. KEY(5, 1, KEY_F14),
  82. KEY(5, 2, KEY_F15),
  83. KEY(5, 3, KEY_F16),
  84. KEY(5, 4, KEY_SLEEP),
  85. 0
  86. };
  87. static struct mtd_partition nor_partitions[] = {
  88. /* bootloader (U-Boot, etc) in first sector */
  89. {
  90. .name = "bootloader",
  91. .offset = 0,
  92. .size = SZ_128K,
  93. .mask_flags = MTD_WRITEABLE, /* force read-only */
  94. },
  95. /* bootloader params in the next sector */
  96. {
  97. .name = "params",
  98. .offset = MTDPART_OFS_APPEND,
  99. .size = SZ_128K,
  100. .mask_flags = 0,
  101. },
  102. /* kernel */
  103. {
  104. .name = "kernel",
  105. .offset = MTDPART_OFS_APPEND,
  106. .size = SZ_2M,
  107. .mask_flags = 0
  108. },
  109. /* file system */
  110. {
  111. .name = "filesystem",
  112. .offset = MTDPART_OFS_APPEND,
  113. .size = MTDPART_SIZ_FULL,
  114. .mask_flags = 0
  115. }
  116. };
  117. static struct flash_platform_data nor_data = {
  118. .map_name = "cfi_probe",
  119. .width = 2,
  120. .parts = nor_partitions,
  121. .nr_parts = ARRAY_SIZE(nor_partitions),
  122. };
  123. static struct resource nor_resource = {
  124. /* This is on CS3, wherever it's mapped */
  125. .flags = IORESOURCE_MEM,
  126. };
  127. static struct platform_device nor_device = {
  128. .name = "omapflash",
  129. .id = 0,
  130. .dev = {
  131. .platform_data = &nor_data,
  132. },
  133. .num_resources = 1,
  134. .resource = &nor_resource,
  135. };
  136. static struct mtd_partition nand_partitions[] = {
  137. #if 0
  138. /* REVISIT: enable these partitions if you make NAND BOOT work */
  139. {
  140. .name = "xloader",
  141. .offset = 0,
  142. .size = 64 * 1024,
  143. .mask_flags = MTD_WRITEABLE, /* force read-only */
  144. },
  145. {
  146. .name = "bootloader",
  147. .offset = MTDPART_OFS_APPEND,
  148. .size = 256 * 1024,
  149. .mask_flags = MTD_WRITEABLE, /* force read-only */
  150. },
  151. {
  152. .name = "params",
  153. .offset = MTDPART_OFS_APPEND,
  154. .size = 192 * 1024,
  155. },
  156. {
  157. .name = "kernel",
  158. .offset = MTDPART_OFS_APPEND,
  159. .size = 2 * SZ_1M,
  160. },
  161. #endif
  162. {
  163. .name = "filesystem",
  164. .size = MTDPART_SIZ_FULL,
  165. .offset = MTDPART_OFS_APPEND,
  166. },
  167. };
  168. /* dip switches control NAND chip access: 8 bit, 16 bit, or neither */
  169. static struct nand_platform_data nand_data = {
  170. .options = NAND_SAMSUNG_LP_OPTIONS,
  171. .parts = nand_partitions,
  172. .nr_parts = ARRAY_SIZE(nand_partitions),
  173. };
  174. static struct resource nand_resource = {
  175. .flags = IORESOURCE_MEM,
  176. };
  177. static struct platform_device nand_device = {
  178. .name = "omapnand",
  179. .id = 0,
  180. .dev = {
  181. .platform_data = &nand_data,
  182. },
  183. .num_resources = 1,
  184. .resource = &nand_resource,
  185. };
  186. static struct resource smc91x_resources[] = {
  187. [0] = {
  188. .start = OMAP1710_ETHR_START, /* Physical */
  189. .end = OMAP1710_ETHR_START + 0xf,
  190. .flags = IORESOURCE_MEM,
  191. },
  192. [1] = {
  193. .start = OMAP_GPIO_IRQ(40),
  194. .end = OMAP_GPIO_IRQ(40),
  195. .flags = IORESOURCE_IRQ,
  196. },
  197. };
  198. static struct platform_device smc91x_device = {
  199. .name = "smc91x",
  200. .id = 0,
  201. .num_resources = ARRAY_SIZE(smc91x_resources),
  202. .resource = smc91x_resources,
  203. };
  204. #define GPTIMER_BASE 0xFFFB1400
  205. #define GPTIMER_REGS(x) (0xFFFB1400 + (x * 0x800))
  206. #define GPTIMER_REGS_SIZE 0x46
  207. static struct resource intlat_resources[] = {
  208. [0] = {
  209. .start = GPTIMER_REGS(0), /* Physical */
  210. .end = GPTIMER_REGS(0) + GPTIMER_REGS_SIZE,
  211. .flags = IORESOURCE_MEM,
  212. },
  213. [1] = {
  214. .start = INT_1610_GPTIMER1,
  215. .end = INT_1610_GPTIMER1,
  216. .flags = IORESOURCE_IRQ,
  217. },
  218. };
  219. static struct platform_device intlat_device = {
  220. .name = "omap_intlat",
  221. .id = 0,
  222. .num_resources = ARRAY_SIZE(intlat_resources),
  223. .resource = intlat_resources,
  224. };
  225. static struct resource h3_kp_resources[] = {
  226. [0] = {
  227. .start = INT_KEYBOARD,
  228. .end = INT_KEYBOARD,
  229. .flags = IORESOURCE_IRQ,
  230. },
  231. };
  232. static struct omap_kp_platform_data h3_kp_data = {
  233. .rows = 8,
  234. .cols = 8,
  235. .keymap = h3_keymap,
  236. .keymapsize = ARRAY_SIZE(h3_keymap),
  237. .rep = 1,
  238. .delay = 9,
  239. .dbounce = 1,
  240. };
  241. static struct platform_device h3_kp_device = {
  242. .name = "omap-keypad",
  243. .id = -1,
  244. .dev = {
  245. .platform_data = &h3_kp_data,
  246. },
  247. .num_resources = ARRAY_SIZE(h3_kp_resources),
  248. .resource = h3_kp_resources,
  249. };
  250. /* Select between the IrDA and aGPS module
  251. */
  252. static int h3_select_irda(struct device *dev, int state)
  253. {
  254. unsigned char expa;
  255. int err = 0;
  256. if ((err = read_gpio_expa(&expa, 0x26))) {
  257. printk(KERN_ERR "Error reading from I/O EXPANDER \n");
  258. return err;
  259. }
  260. /* 'P6' enable/disable IRDA_TX and IRDA_RX */
  261. if (state & IR_SEL) { /* IrDA */
  262. if ((err = write_gpio_expa(expa | 0x40, 0x26))) {
  263. printk(KERN_ERR "Error writing to I/O EXPANDER \n");
  264. return err;
  265. }
  266. } else {
  267. if ((err = write_gpio_expa(expa & ~0x40, 0x26))) {
  268. printk(KERN_ERR "Error writing to I/O EXPANDER \n");
  269. return err;
  270. }
  271. }
  272. return err;
  273. }
  274. static void set_trans_mode(struct work_struct *work)
  275. {
  276. struct omap_irda_config *irda_config =
  277. container_of(work, struct omap_irda_config, gpio_expa.work);
  278. int mode = irda_config->mode;
  279. unsigned char expa;
  280. int err = 0;
  281. if ((err = read_gpio_expa(&expa, 0x27)) != 0) {
  282. printk(KERN_ERR "Error reading from I/O expander\n");
  283. }
  284. expa &= ~0x03;
  285. if (mode & IR_SIRMODE) {
  286. expa |= 0x01;
  287. } else { /* MIR/FIR */
  288. expa |= 0x03;
  289. }
  290. if ((err = write_gpio_expa(expa, 0x27)) != 0) {
  291. printk(KERN_ERR "Error writing to I/O expander\n");
  292. }
  293. }
  294. static int h3_transceiver_mode(struct device *dev, int mode)
  295. {
  296. struct omap_irda_config *irda_config = dev->platform_data;
  297. irda_config->mode = mode;
  298. cancel_delayed_work(&irda_config->gpio_expa);
  299. PREPARE_DELAYED_WORK(&irda_config->gpio_expa, set_trans_mode);
  300. schedule_delayed_work(&irda_config->gpio_expa, 0);
  301. return 0;
  302. }
  303. static struct omap_irda_config h3_irda_data = {
  304. .transceiver_cap = IR_SIRMODE | IR_MIRMODE | IR_FIRMODE,
  305. .transceiver_mode = h3_transceiver_mode,
  306. .select_irda = h3_select_irda,
  307. .rx_channel = OMAP_DMA_UART3_RX,
  308. .tx_channel = OMAP_DMA_UART3_TX,
  309. .dest_start = UART3_THR,
  310. .src_start = UART3_RHR,
  311. .tx_trigger = 0,
  312. .rx_trigger = 0,
  313. };
  314. static struct resource h3_irda_resources[] = {
  315. [0] = {
  316. .start = INT_UART3,
  317. .end = INT_UART3,
  318. .flags = IORESOURCE_IRQ,
  319. },
  320. };
  321. static u64 irda_dmamask = 0xffffffff;
  322. static struct platform_device h3_irda_device = {
  323. .name = "omapirda",
  324. .id = 0,
  325. .dev = {
  326. .platform_data = &h3_irda_data,
  327. .dma_mask = &irda_dmamask,
  328. },
  329. .num_resources = ARRAY_SIZE(h3_irda_resources),
  330. .resource = h3_irda_resources,
  331. };
  332. static struct platform_device h3_lcd_device = {
  333. .name = "lcd_h3",
  334. .id = -1,
  335. };
  336. static struct omap_mcbsp_reg_cfg mcbsp_regs = {
  337. .spcr2 = FREE | FRST | GRST | XRST | XINTM(3),
  338. .spcr1 = RINTM(3) | RRST,
  339. .rcr2 = RPHASE | RFRLEN2(OMAP_MCBSP_WORD_8) |
  340. RWDLEN2(OMAP_MCBSP_WORD_16) | RDATDLY(1),
  341. .rcr1 = RFRLEN1(OMAP_MCBSP_WORD_8) | RWDLEN1(OMAP_MCBSP_WORD_16),
  342. .xcr2 = XPHASE | XFRLEN2(OMAP_MCBSP_WORD_8) |
  343. XWDLEN2(OMAP_MCBSP_WORD_16) | XDATDLY(1) | XFIG,
  344. .xcr1 = XFRLEN1(OMAP_MCBSP_WORD_8) | XWDLEN1(OMAP_MCBSP_WORD_16),
  345. .srgr1 = FWID(15),
  346. .srgr2 = GSYNC | CLKSP | FSGM | FPER(31),
  347. .pcr0 = CLKRM | SCLKME | FSXP | FSRP | CLKXP | CLKRP,
  348. //.pcr0 = CLKXP | CLKRP, /* mcbsp: slave */
  349. };
  350. static struct omap_alsa_codec_config alsa_config = {
  351. .name = "H3 TSC2101",
  352. .mcbsp_regs_alsa = &mcbsp_regs,
  353. .codec_configure_dev = NULL, // tsc2101_configure,
  354. .codec_set_samplerate = NULL, // tsc2101_set_samplerate,
  355. .codec_clock_setup = NULL, // tsc2101_clock_setup,
  356. .codec_clock_on = NULL, // tsc2101_clock_on,
  357. .codec_clock_off = NULL, // tsc2101_clock_off,
  358. .get_default_samplerate = NULL, // tsc2101_get_default_samplerate,
  359. };
  360. static struct platform_device h3_mcbsp1_device = {
  361. .name = "omap_alsa_mcbsp",
  362. .id = 1,
  363. .dev = {
  364. .platform_data = &alsa_config,
  365. },
  366. };
  367. static struct platform_device *devices[] __initdata = {
  368. &nor_device,
  369. &nand_device,
  370. &smc91x_device,
  371. &intlat_device,
  372. &h3_irda_device,
  373. &h3_kp_device,
  374. &h3_lcd_device,
  375. &h3_mcbsp1_device,
  376. };
  377. static struct omap_usb_config h3_usb_config __initdata = {
  378. /* usb1 has a Mini-AB port and external isp1301 transceiver */
  379. .otg = 2,
  380. #ifdef CONFIG_USB_GADGET_OMAP
  381. .hmc_mode = 19, /* 0:host(off) 1:dev|otg 2:disabled */
  382. #elif defined(CONFIG_USB_OHCI_HCD) || defined(CONFIG_USB_OHCI_HCD_MODULE)
  383. /* NONSTANDARD CABLE NEEDED (B-to-Mini-B) */
  384. .hmc_mode = 20, /* 1:dev|otg(off) 1:host 2:disabled */
  385. #endif
  386. .pins[1] = 3,
  387. };
  388. static struct omap_mmc_config h3_mmc_config __initdata = {
  389. .mmc[0] = {
  390. .enabled = 1,
  391. .power_pin = -1, /* tps65010 GPIO4 */
  392. .switch_pin = OMAP_MPUIO(1),
  393. },
  394. };
  395. static struct omap_uart_config h3_uart_config __initdata = {
  396. .enabled_uarts = ((1 << 0) | (1 << 1) | (1 << 2)),
  397. };
  398. static struct omap_lcd_config h3_lcd_config __initdata = {
  399. .ctrl_name = "internal",
  400. };
  401. static struct omap_board_config_kernel h3_config[] = {
  402. { OMAP_TAG_USB, &h3_usb_config },
  403. { OMAP_TAG_MMC, &h3_mmc_config },
  404. { OMAP_TAG_UART, &h3_uart_config },
  405. { OMAP_TAG_LCD, &h3_lcd_config },
  406. };
  407. static struct i2c_board_info __initdata h3_i2c_board_info[] = {
  408. {
  409. I2C_BOARD_INFO("tps65010", 0x48),
  410. .type = "tps65013",
  411. /* .irq = OMAP_GPIO_IRQ(??), */
  412. },
  413. /* TODO when driver support is ready:
  414. * - isp1301 OTG transceiver
  415. * - optional ov9640 camera sensor at 0x30
  416. * - ...
  417. */
  418. };
  419. #define H3_NAND_RB_GPIO_PIN 10
  420. static int nand_dev_ready(struct nand_platform_data *data)
  421. {
  422. return omap_get_gpio_datain(H3_NAND_RB_GPIO_PIN);
  423. }
  424. static void __init h3_init(void)
  425. {
  426. /* Here we assume the NOR boot config: NOR on CS3 (possibly swapped
  427. * to address 0 by a dip switch), NAND on CS2B. The NAND driver will
  428. * notice whether a NAND chip is enabled at probe time.
  429. *
  430. * H3 support NAND-boot, with a dip switch to put NOR on CS2B and NAND
  431. * (which on H2 may be 16bit) on CS3. Try detecting that in code here,
  432. * to avoid probing every possible flash configuration...
  433. */
  434. nor_resource.end = nor_resource.start = omap_cs3_phys();
  435. nor_resource.end += SZ_32M - 1;
  436. nand_resource.end = nand_resource.start = OMAP_CS2B_PHYS;
  437. nand_resource.end += SZ_4K - 1;
  438. if (!(omap_request_gpio(H3_NAND_RB_GPIO_PIN)))
  439. nand_data.dev_ready = nand_dev_ready;
  440. /* GPIO10 Func_MUX_CTRL reg bit 29:27, Configure V2 to mode1 as GPIO */
  441. /* GPIO10 pullup/down register, Enable pullup on GPIO10 */
  442. omap_cfg_reg(V2_1710_GPIO10);
  443. platform_add_devices(devices, ARRAY_SIZE(devices));
  444. omap_board_config = h3_config;
  445. omap_board_config_size = ARRAY_SIZE(h3_config);
  446. omap_serial_init();
  447. /* FIXME setup irq for tps65013 chip */
  448. i2c_register_board_info(1, h3_i2c_board_info,
  449. ARRAY_SIZE(h3_i2c_board_info));
  450. }
  451. static void __init h3_init_smc91x(void)
  452. {
  453. omap_cfg_reg(W15_1710_GPIO40);
  454. if (omap_request_gpio(40) < 0) {
  455. printk("Error requesting gpio 40 for smc91x irq\n");
  456. return;
  457. }
  458. }
  459. static void __init h3_init_irq(void)
  460. {
  461. omap1_init_common_hw();
  462. omap_init_irq();
  463. omap_gpio_init();
  464. h3_init_smc91x();
  465. }
  466. static void __init h3_map_io(void)
  467. {
  468. omap1_map_common_io();
  469. }
  470. #ifdef CONFIG_TPS65010
  471. static int __init h3_tps_init(void)
  472. {
  473. if (!machine_is_omap_h3())
  474. return 0;
  475. /* gpio4 for SD, gpio3 for VDD_DSP */
  476. /* FIXME send power to DSP iff it's configured */
  477. /* Enable LOW_PWR */
  478. tps65013_set_low_pwr(ON);
  479. return 0;
  480. }
  481. fs_initcall(h3_tps_init);
  482. #endif
  483. MACHINE_START(OMAP_H3, "TI OMAP1710 H3 board")
  484. /* Maintainer: Texas Instruments, Inc. */
  485. .phys_io = 0xfff00000,
  486. .io_pg_offst = ((0xfef00000) >> 18) & 0xfffc,
  487. .boot_params = 0x10000100,
  488. .map_io = h3_map_io,
  489. .init_irq = h3_init_irq,
  490. .init_machine = h3_init,
  491. .timer = &omap_timer,
  492. MACHINE_END