iwl-agn.c 105 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2003 - 2009 Intel Corporation. All rights reserved.
  4. *
  5. * Portions of this file are derived from the ipw3945 project, as well
  6. * as portions of the ieee80211 subsystem header files.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of version 2 of the GNU General Public License as
  10. * published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but WITHOUT
  13. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  14. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  15. * more details.
  16. *
  17. * You should have received a copy of the GNU General Public License along with
  18. * this program; if not, write to the Free Software Foundation, Inc.,
  19. * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
  20. *
  21. * The full GNU General Public License is included in this distribution in the
  22. * file called LICENSE.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. *****************************************************************************/
  29. #include <linux/kernel.h>
  30. #include <linux/module.h>
  31. #include <linux/init.h>
  32. #include <linux/pci.h>
  33. #include <linux/dma-mapping.h>
  34. #include <linux/delay.h>
  35. #include <linux/skbuff.h>
  36. #include <linux/netdevice.h>
  37. #include <linux/wireless.h>
  38. #include <linux/firmware.h>
  39. #include <linux/etherdevice.h>
  40. #include <linux/if_arp.h>
  41. #include <net/mac80211.h>
  42. #include <asm/div64.h>
  43. #define DRV_NAME "iwlagn"
  44. #include "iwl-eeprom.h"
  45. #include "iwl-dev.h"
  46. #include "iwl-core.h"
  47. #include "iwl-io.h"
  48. #include "iwl-helpers.h"
  49. #include "iwl-sta.h"
  50. #include "iwl-calib.h"
  51. /******************************************************************************
  52. *
  53. * module boiler plate
  54. *
  55. ******************************************************************************/
  56. /*
  57. * module name, copyright, version, etc.
  58. */
  59. #define DRV_DESCRIPTION "Intel(R) Wireless WiFi Link AGN driver for Linux"
  60. #ifdef CONFIG_IWLWIFI_DEBUG
  61. #define VD "d"
  62. #else
  63. #define VD
  64. #endif
  65. #ifdef CONFIG_IWLAGN_SPECTRUM_MEASUREMENT
  66. #define VS "s"
  67. #else
  68. #define VS
  69. #endif
  70. #define DRV_VERSION IWLWIFI_VERSION VD VS
  71. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  72. MODULE_VERSION(DRV_VERSION);
  73. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  74. MODULE_LICENSE("GPL");
  75. MODULE_ALIAS("iwl4965");
  76. /*************** STATION TABLE MANAGEMENT ****
  77. * mac80211 should be examined to determine if sta_info is duplicating
  78. * the functionality provided here
  79. */
  80. /**************************************************************/
  81. /**
  82. * iwl_commit_rxon - commit staging_rxon to hardware
  83. *
  84. * The RXON command in staging_rxon is committed to the hardware and
  85. * the active_rxon structure is updated with the new data. This
  86. * function correctly transitions out of the RXON_ASSOC_MSK state if
  87. * a HW tune is required based on the RXON structure changes.
  88. */
  89. static int iwl_commit_rxon(struct iwl_priv *priv)
  90. {
  91. /* cast away the const for active_rxon in this function */
  92. struct iwl_rxon_cmd *active_rxon = (void *)&priv->active_rxon;
  93. int ret;
  94. bool new_assoc =
  95. !!(priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK);
  96. if (!iwl_is_alive(priv))
  97. return -EBUSY;
  98. /* always get timestamp with Rx frame */
  99. priv->staging_rxon.flags |= RXON_FLG_TSF2HOST_MSK;
  100. /* allow CTS-to-self if possible. this is relevant only for
  101. * 5000, but will not damage 4965 */
  102. priv->staging_rxon.flags |= RXON_FLG_SELF_CTS_EN;
  103. ret = iwl_check_rxon_cmd(priv);
  104. if (ret) {
  105. IWL_ERR(priv, "Invalid RXON configuration. Not committing.\n");
  106. return -EINVAL;
  107. }
  108. /* If we don't need to send a full RXON, we can use
  109. * iwl_rxon_assoc_cmd which is used to reconfigure filter
  110. * and other flags for the current radio configuration. */
  111. if (!iwl_full_rxon_required(priv)) {
  112. ret = iwl_send_rxon_assoc(priv);
  113. if (ret) {
  114. IWL_ERR(priv, "Error setting RXON_ASSOC (%d)\n", ret);
  115. return ret;
  116. }
  117. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  118. return 0;
  119. }
  120. /* station table will be cleared */
  121. priv->assoc_station_added = 0;
  122. /* If we are currently associated and the new config requires
  123. * an RXON_ASSOC and the new config wants the associated mask enabled,
  124. * we must clear the associated from the active configuration
  125. * before we apply the new config */
  126. if (iwl_is_associated(priv) && new_assoc) {
  127. IWL_DEBUG_INFO(priv, "Toggling associated bit on current RXON\n");
  128. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  129. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  130. sizeof(struct iwl_rxon_cmd),
  131. &priv->active_rxon);
  132. /* If the mask clearing failed then we set
  133. * active_rxon back to what it was previously */
  134. if (ret) {
  135. active_rxon->filter_flags |= RXON_FILTER_ASSOC_MSK;
  136. IWL_ERR(priv, "Error clearing ASSOC_MSK (%d)\n", ret);
  137. return ret;
  138. }
  139. }
  140. IWL_DEBUG_INFO(priv, "Sending RXON\n"
  141. "* with%s RXON_FILTER_ASSOC_MSK\n"
  142. "* channel = %d\n"
  143. "* bssid = %pM\n",
  144. (new_assoc ? "" : "out"),
  145. le16_to_cpu(priv->staging_rxon.channel),
  146. priv->staging_rxon.bssid_addr);
  147. iwl_set_rxon_hwcrypto(priv, !priv->hw_params.sw_crypto);
  148. /* Apply the new configuration
  149. * RXON unassoc clears the station table in uCode, send it before
  150. * we add the bcast station. If assoc bit is set, we will send RXON
  151. * after having added the bcast and bssid station.
  152. */
  153. if (!new_assoc) {
  154. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  155. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  156. if (ret) {
  157. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  158. return ret;
  159. }
  160. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  161. }
  162. iwl_clear_stations_table(priv);
  163. if (!priv->error_recovering)
  164. priv->start_calib = 0;
  165. /* Add the broadcast address so we can send broadcast frames */
  166. if (iwl_rxon_add_station(priv, iwl_bcast_addr, 0) ==
  167. IWL_INVALID_STATION) {
  168. IWL_ERR(priv, "Error adding BROADCAST address for transmit.\n");
  169. return -EIO;
  170. }
  171. /* If we have set the ASSOC_MSK and we are in BSS mode then
  172. * add the IWL_AP_ID to the station rate table */
  173. if (new_assoc) {
  174. if (priv->iw_mode == NL80211_IFTYPE_STATION) {
  175. ret = iwl_rxon_add_station(priv,
  176. priv->active_rxon.bssid_addr, 1);
  177. if (ret == IWL_INVALID_STATION) {
  178. IWL_ERR(priv,
  179. "Error adding AP address for TX.\n");
  180. return -EIO;
  181. }
  182. priv->assoc_station_added = 1;
  183. if (priv->default_wep_key &&
  184. iwl_send_static_wepkey_cmd(priv, 0))
  185. IWL_ERR(priv,
  186. "Could not send WEP static key.\n");
  187. }
  188. /* Apply the new configuration
  189. * RXON assoc doesn't clear the station table in uCode,
  190. */
  191. ret = iwl_send_cmd_pdu(priv, REPLY_RXON,
  192. sizeof(struct iwl_rxon_cmd), &priv->staging_rxon);
  193. if (ret) {
  194. IWL_ERR(priv, "Error setting new RXON (%d)\n", ret);
  195. return ret;
  196. }
  197. memcpy(active_rxon, &priv->staging_rxon, sizeof(*active_rxon));
  198. }
  199. iwl_init_sensitivity(priv);
  200. /* If we issue a new RXON command which required a tune then we must
  201. * send a new TXPOWER command or we won't be able to Tx any frames */
  202. ret = iwl_set_tx_power(priv, priv->tx_power_user_lmt, true);
  203. if (ret) {
  204. IWL_ERR(priv, "Error sending TX power (%d)\n", ret);
  205. return ret;
  206. }
  207. return 0;
  208. }
  209. void iwl_update_chain_flags(struct iwl_priv *priv)
  210. {
  211. iwl_set_rxon_chain(priv);
  212. iwl_commit_rxon(priv);
  213. }
  214. static void iwl_clear_free_frames(struct iwl_priv *priv)
  215. {
  216. struct list_head *element;
  217. IWL_DEBUG_INFO(priv, "%d frames on pre-allocated heap on clear.\n",
  218. priv->frames_count);
  219. while (!list_empty(&priv->free_frames)) {
  220. element = priv->free_frames.next;
  221. list_del(element);
  222. kfree(list_entry(element, struct iwl_frame, list));
  223. priv->frames_count--;
  224. }
  225. if (priv->frames_count) {
  226. IWL_WARN(priv, "%d frames still in use. Did we lose one?\n",
  227. priv->frames_count);
  228. priv->frames_count = 0;
  229. }
  230. }
  231. static struct iwl_frame *iwl_get_free_frame(struct iwl_priv *priv)
  232. {
  233. struct iwl_frame *frame;
  234. struct list_head *element;
  235. if (list_empty(&priv->free_frames)) {
  236. frame = kzalloc(sizeof(*frame), GFP_KERNEL);
  237. if (!frame) {
  238. IWL_ERR(priv, "Could not allocate frame!\n");
  239. return NULL;
  240. }
  241. priv->frames_count++;
  242. return frame;
  243. }
  244. element = priv->free_frames.next;
  245. list_del(element);
  246. return list_entry(element, struct iwl_frame, list);
  247. }
  248. static void iwl_free_frame(struct iwl_priv *priv, struct iwl_frame *frame)
  249. {
  250. memset(frame, 0, sizeof(*frame));
  251. list_add(&frame->list, &priv->free_frames);
  252. }
  253. static unsigned int iwl_fill_beacon_frame(struct iwl_priv *priv,
  254. struct ieee80211_hdr *hdr,
  255. int left)
  256. {
  257. if (!iwl_is_associated(priv) || !priv->ibss_beacon ||
  258. ((priv->iw_mode != NL80211_IFTYPE_ADHOC) &&
  259. (priv->iw_mode != NL80211_IFTYPE_AP)))
  260. return 0;
  261. if (priv->ibss_beacon->len > left)
  262. return 0;
  263. memcpy(hdr, priv->ibss_beacon->data, priv->ibss_beacon->len);
  264. return priv->ibss_beacon->len;
  265. }
  266. static unsigned int iwl_hw_get_beacon_cmd(struct iwl_priv *priv,
  267. struct iwl_frame *frame, u8 rate)
  268. {
  269. struct iwl_tx_beacon_cmd *tx_beacon_cmd;
  270. unsigned int frame_size;
  271. tx_beacon_cmd = &frame->u.beacon;
  272. memset(tx_beacon_cmd, 0, sizeof(*tx_beacon_cmd));
  273. tx_beacon_cmd->tx.sta_id = priv->hw_params.bcast_sta_id;
  274. tx_beacon_cmd->tx.stop_time.life_time = TX_CMD_LIFE_TIME_INFINITE;
  275. frame_size = iwl_fill_beacon_frame(priv, tx_beacon_cmd->frame,
  276. sizeof(frame->u) - sizeof(*tx_beacon_cmd));
  277. BUG_ON(frame_size > MAX_MPDU_SIZE);
  278. tx_beacon_cmd->tx.len = cpu_to_le16((u16)frame_size);
  279. if ((rate == IWL_RATE_1M_PLCP) || (rate >= IWL_RATE_2M_PLCP))
  280. tx_beacon_cmd->tx.rate_n_flags =
  281. iwl_hw_set_rate_n_flags(rate, RATE_MCS_CCK_MSK);
  282. else
  283. tx_beacon_cmd->tx.rate_n_flags =
  284. iwl_hw_set_rate_n_flags(rate, 0);
  285. tx_beacon_cmd->tx.tx_flags = TX_CMD_FLG_SEQ_CTL_MSK |
  286. TX_CMD_FLG_TSF_MSK |
  287. TX_CMD_FLG_STA_RATE_MSK;
  288. return sizeof(*tx_beacon_cmd) + frame_size;
  289. }
  290. static int iwl_send_beacon_cmd(struct iwl_priv *priv)
  291. {
  292. struct iwl_frame *frame;
  293. unsigned int frame_size;
  294. int rc;
  295. u8 rate;
  296. frame = iwl_get_free_frame(priv);
  297. if (!frame) {
  298. IWL_ERR(priv, "Could not obtain free frame buffer for beacon "
  299. "command.\n");
  300. return -ENOMEM;
  301. }
  302. rate = iwl_rate_get_lowest_plcp(priv);
  303. frame_size = iwl_hw_get_beacon_cmd(priv, frame, rate);
  304. rc = iwl_send_cmd_pdu(priv, REPLY_TX_BEACON, frame_size,
  305. &frame->u.cmd[0]);
  306. iwl_free_frame(priv, frame);
  307. return rc;
  308. }
  309. static inline dma_addr_t iwl_tfd_tb_get_addr(struct iwl_tfd *tfd, u8 idx)
  310. {
  311. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  312. dma_addr_t addr = get_unaligned_le32(&tb->lo);
  313. if (sizeof(dma_addr_t) > sizeof(u32))
  314. addr |=
  315. ((dma_addr_t)(le16_to_cpu(tb->hi_n_len) & 0xF) << 16) << 16;
  316. return addr;
  317. }
  318. static inline u16 iwl_tfd_tb_get_len(struct iwl_tfd *tfd, u8 idx)
  319. {
  320. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  321. return le16_to_cpu(tb->hi_n_len) >> 4;
  322. }
  323. static inline void iwl_tfd_set_tb(struct iwl_tfd *tfd, u8 idx,
  324. dma_addr_t addr, u16 len)
  325. {
  326. struct iwl_tfd_tb *tb = &tfd->tbs[idx];
  327. u16 hi_n_len = len << 4;
  328. put_unaligned_le32(addr, &tb->lo);
  329. if (sizeof(dma_addr_t) > sizeof(u32))
  330. hi_n_len |= ((addr >> 16) >> 16) & 0xF;
  331. tb->hi_n_len = cpu_to_le16(hi_n_len);
  332. tfd->num_tbs = idx + 1;
  333. }
  334. static inline u8 iwl_tfd_get_num_tbs(struct iwl_tfd *tfd)
  335. {
  336. return tfd->num_tbs & 0x1f;
  337. }
  338. /**
  339. * iwl_hw_txq_free_tfd - Free all chunks referenced by TFD [txq->q.read_ptr]
  340. * @priv - driver private data
  341. * @txq - tx queue
  342. *
  343. * Does NOT advance any TFD circular buffer read/write indexes
  344. * Does NOT free the TFD itself (which is within circular buffer)
  345. */
  346. void iwl_hw_txq_free_tfd(struct iwl_priv *priv, struct iwl_tx_queue *txq)
  347. {
  348. struct iwl_tfd *tfd_tmp = (struct iwl_tfd *)txq->tfds;
  349. struct iwl_tfd *tfd;
  350. struct pci_dev *dev = priv->pci_dev;
  351. int index = txq->q.read_ptr;
  352. int i;
  353. int num_tbs;
  354. tfd = &tfd_tmp[index];
  355. /* Sanity check on number of chunks */
  356. num_tbs = iwl_tfd_get_num_tbs(tfd);
  357. if (num_tbs >= IWL_NUM_OF_TBS) {
  358. IWL_ERR(priv, "Too many chunks: %i\n", num_tbs);
  359. /* @todo issue fatal error, it is quite serious situation */
  360. return;
  361. }
  362. /* Unmap tx_cmd */
  363. if (num_tbs)
  364. pci_unmap_single(dev,
  365. pci_unmap_addr(&txq->cmd[index]->meta, mapping),
  366. pci_unmap_len(&txq->cmd[index]->meta, len),
  367. PCI_DMA_TODEVICE);
  368. /* Unmap chunks, if any. */
  369. for (i = 1; i < num_tbs; i++) {
  370. pci_unmap_single(dev, iwl_tfd_tb_get_addr(tfd, i),
  371. iwl_tfd_tb_get_len(tfd, i), PCI_DMA_TODEVICE);
  372. if (txq->txb) {
  373. dev_kfree_skb(txq->txb[txq->q.read_ptr].skb[i - 1]);
  374. txq->txb[txq->q.read_ptr].skb[i - 1] = NULL;
  375. }
  376. }
  377. }
  378. int iwl_hw_txq_attach_buf_to_tfd(struct iwl_priv *priv,
  379. struct iwl_tx_queue *txq,
  380. dma_addr_t addr, u16 len,
  381. u8 reset, u8 pad)
  382. {
  383. struct iwl_queue *q;
  384. struct iwl_tfd *tfd, *tfd_tmp;
  385. u32 num_tbs;
  386. q = &txq->q;
  387. tfd_tmp = (struct iwl_tfd *)txq->tfds;
  388. tfd = &tfd_tmp[q->write_ptr];
  389. if (reset)
  390. memset(tfd, 0, sizeof(*tfd));
  391. num_tbs = iwl_tfd_get_num_tbs(tfd);
  392. /* Each TFD can point to a maximum 20 Tx buffers */
  393. if (num_tbs >= IWL_NUM_OF_TBS) {
  394. IWL_ERR(priv, "Error can not send more than %d chunks\n",
  395. IWL_NUM_OF_TBS);
  396. return -EINVAL;
  397. }
  398. BUG_ON(addr & ~DMA_BIT_MASK(36));
  399. if (unlikely(addr & ~IWL_TX_DMA_MASK))
  400. IWL_ERR(priv, "Unaligned address = %llx\n",
  401. (unsigned long long)addr);
  402. iwl_tfd_set_tb(tfd, num_tbs, addr, len);
  403. return 0;
  404. }
  405. /*
  406. * Tell nic where to find circular buffer of Tx Frame Descriptors for
  407. * given Tx queue, and enable the DMA channel used for that queue.
  408. *
  409. * 4965 supports up to 16 Tx queues in DRAM, mapped to up to 8 Tx DMA
  410. * channels supported in hardware.
  411. */
  412. int iwl_hw_tx_queue_init(struct iwl_priv *priv,
  413. struct iwl_tx_queue *txq)
  414. {
  415. int ret;
  416. unsigned long flags;
  417. int txq_id = txq->q.id;
  418. spin_lock_irqsave(&priv->lock, flags);
  419. ret = iwl_grab_nic_access(priv);
  420. if (ret) {
  421. spin_unlock_irqrestore(&priv->lock, flags);
  422. return ret;
  423. }
  424. /* Circular buffer (TFD queue in DRAM) physical base address */
  425. iwl_write_direct32(priv, FH_MEM_CBBC_QUEUE(txq_id),
  426. txq->q.dma_addr >> 8);
  427. iwl_release_nic_access(priv);
  428. spin_unlock_irqrestore(&priv->lock, flags);
  429. return 0;
  430. }
  431. /******************************************************************************
  432. *
  433. * Misc. internal state and helper functions
  434. *
  435. ******************************************************************************/
  436. static void iwl_ht_conf(struct iwl_priv *priv,
  437. struct ieee80211_bss_conf *bss_conf)
  438. {
  439. struct ieee80211_sta_ht_cap *ht_conf;
  440. struct iwl_ht_info *iwl_conf = &priv->current_ht_config;
  441. struct ieee80211_sta *sta;
  442. IWL_DEBUG_MAC80211(priv, "enter: \n");
  443. if (!iwl_conf->is_ht)
  444. return;
  445. /*
  446. * It is totally wrong to base global information on something
  447. * that is valid only when associated, alas, this driver works
  448. * that way and I don't know how to fix it.
  449. */
  450. rcu_read_lock();
  451. sta = ieee80211_find_sta(priv->hw, priv->bssid);
  452. if (!sta) {
  453. rcu_read_unlock();
  454. return;
  455. }
  456. ht_conf = &sta->ht_cap;
  457. if (ht_conf->cap & IEEE80211_HT_CAP_SGI_20)
  458. iwl_conf->sgf |= HT_SHORT_GI_20MHZ;
  459. if (ht_conf->cap & IEEE80211_HT_CAP_SGI_40)
  460. iwl_conf->sgf |= HT_SHORT_GI_40MHZ;
  461. iwl_conf->is_green_field = !!(ht_conf->cap & IEEE80211_HT_CAP_GRN_FLD);
  462. iwl_conf->max_amsdu_size =
  463. !!(ht_conf->cap & IEEE80211_HT_CAP_MAX_AMSDU);
  464. iwl_conf->supported_chan_width =
  465. !!(ht_conf->cap & IEEE80211_HT_CAP_SUP_WIDTH_20_40);
  466. /*
  467. * XXX: The HT configuration needs to be moved into iwl_mac_config()
  468. * to be done there correctly.
  469. */
  470. iwl_conf->extension_chan_offset = IEEE80211_HT_PARAM_CHA_SEC_NONE;
  471. if (conf_is_ht40_minus(&priv->hw->conf))
  472. iwl_conf->extension_chan_offset = IEEE80211_HT_PARAM_CHA_SEC_BELOW;
  473. else if (conf_is_ht40_plus(&priv->hw->conf))
  474. iwl_conf->extension_chan_offset = IEEE80211_HT_PARAM_CHA_SEC_ABOVE;
  475. /* If no above or below channel supplied disable FAT channel */
  476. if (iwl_conf->extension_chan_offset != IEEE80211_HT_PARAM_CHA_SEC_ABOVE &&
  477. iwl_conf->extension_chan_offset != IEEE80211_HT_PARAM_CHA_SEC_BELOW)
  478. iwl_conf->supported_chan_width = 0;
  479. iwl_conf->sm_ps = (u8)((ht_conf->cap & IEEE80211_HT_CAP_SM_PS) >> 2);
  480. memcpy(&iwl_conf->mcs, &ht_conf->mcs, 16);
  481. iwl_conf->tx_chan_width = iwl_conf->supported_chan_width != 0;
  482. iwl_conf->ht_protection =
  483. bss_conf->ht.operation_mode & IEEE80211_HT_OP_MODE_PROTECTION;
  484. iwl_conf->non_GF_STA_present =
  485. !!(bss_conf->ht.operation_mode & IEEE80211_HT_OP_MODE_NON_GF_STA_PRSNT);
  486. rcu_read_unlock();
  487. IWL_DEBUG_MAC80211(priv, "leave\n");
  488. }
  489. /*
  490. * QoS support
  491. */
  492. static void iwl_activate_qos(struct iwl_priv *priv, u8 force)
  493. {
  494. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  495. return;
  496. priv->qos_data.def_qos_parm.qos_flags = 0;
  497. if (priv->qos_data.qos_cap.q_AP.queue_request &&
  498. !priv->qos_data.qos_cap.q_AP.txop_request)
  499. priv->qos_data.def_qos_parm.qos_flags |=
  500. QOS_PARAM_FLG_TXOP_TYPE_MSK;
  501. if (priv->qos_data.qos_active)
  502. priv->qos_data.def_qos_parm.qos_flags |=
  503. QOS_PARAM_FLG_UPDATE_EDCA_MSK;
  504. if (priv->current_ht_config.is_ht)
  505. priv->qos_data.def_qos_parm.qos_flags |= QOS_PARAM_FLG_TGN_MSK;
  506. if (force || iwl_is_associated(priv)) {
  507. IWL_DEBUG_QOS(priv, "send QoS cmd with Qos active=%d FLAGS=0x%X\n",
  508. priv->qos_data.qos_active,
  509. priv->qos_data.def_qos_parm.qos_flags);
  510. iwl_send_cmd_pdu_async(priv, REPLY_QOS_PARAM,
  511. sizeof(struct iwl_qosparam_cmd),
  512. &priv->qos_data.def_qos_parm, NULL);
  513. }
  514. }
  515. #define MAX_UCODE_BEACON_INTERVAL 4096
  516. static u16 iwl_adjust_beacon_interval(u16 beacon_val)
  517. {
  518. u16 new_val = 0;
  519. u16 beacon_factor = 0;
  520. beacon_factor = (beacon_val + MAX_UCODE_BEACON_INTERVAL)
  521. / MAX_UCODE_BEACON_INTERVAL;
  522. new_val = beacon_val / beacon_factor;
  523. return new_val;
  524. }
  525. static void iwl_setup_rxon_timing(struct iwl_priv *priv)
  526. {
  527. u64 tsf;
  528. s32 interval_tm, rem;
  529. unsigned long flags;
  530. struct ieee80211_conf *conf = NULL;
  531. u16 beacon_int = 0;
  532. conf = ieee80211_get_hw_conf(priv->hw);
  533. spin_lock_irqsave(&priv->lock, flags);
  534. priv->rxon_timing.timestamp = cpu_to_le64(priv->timestamp);
  535. priv->rxon_timing.listen_interval = cpu_to_le16(conf->listen_interval);
  536. if (priv->iw_mode == NL80211_IFTYPE_STATION) {
  537. beacon_int = iwl_adjust_beacon_interval(priv->beacon_int);
  538. priv->rxon_timing.atim_window = 0;
  539. } else {
  540. beacon_int = iwl_adjust_beacon_interval(conf->beacon_int);
  541. /* TODO: we need to get atim_window from upper stack
  542. * for now we set to 0 */
  543. priv->rxon_timing.atim_window = 0;
  544. }
  545. priv->rxon_timing.beacon_interval = cpu_to_le16(beacon_int);
  546. tsf = priv->timestamp; /* tsf is modifed by do_div: copy it */
  547. interval_tm = beacon_int * 1024;
  548. rem = do_div(tsf, interval_tm);
  549. priv->rxon_timing.beacon_init_val = cpu_to_le32(interval_tm - rem);
  550. spin_unlock_irqrestore(&priv->lock, flags);
  551. IWL_DEBUG_ASSOC(priv, "beacon interval %d beacon timer %d beacon tim %d\n",
  552. le16_to_cpu(priv->rxon_timing.beacon_interval),
  553. le32_to_cpu(priv->rxon_timing.beacon_init_val),
  554. le16_to_cpu(priv->rxon_timing.atim_window));
  555. }
  556. static int iwl_set_mode(struct iwl_priv *priv, int mode)
  557. {
  558. iwl_connection_init_rx_config(priv, mode);
  559. iwl_set_rxon_chain(priv);
  560. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  561. iwl_clear_stations_table(priv);
  562. /* dont commit rxon if rf-kill is on*/
  563. if (!iwl_is_ready_rf(priv))
  564. return -EAGAIN;
  565. cancel_delayed_work(&priv->scan_check);
  566. if (iwl_scan_cancel_timeout(priv, 100)) {
  567. IWL_WARN(priv, "Aborted scan still in progress after 100ms\n");
  568. IWL_DEBUG_MAC80211(priv, "leaving - scan abort failed.\n");
  569. return -EAGAIN;
  570. }
  571. iwl_commit_rxon(priv);
  572. return 0;
  573. }
  574. /******************************************************************************
  575. *
  576. * Generic RX handler implementations
  577. *
  578. ******************************************************************************/
  579. static void iwl_rx_reply_alive(struct iwl_priv *priv,
  580. struct iwl_rx_mem_buffer *rxb)
  581. {
  582. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  583. struct iwl_alive_resp *palive;
  584. struct delayed_work *pwork;
  585. palive = &pkt->u.alive_frame;
  586. IWL_DEBUG_INFO(priv, "Alive ucode status 0x%08X revision "
  587. "0x%01X 0x%01X\n",
  588. palive->is_valid, palive->ver_type,
  589. palive->ver_subtype);
  590. if (palive->ver_subtype == INITIALIZE_SUBTYPE) {
  591. IWL_DEBUG_INFO(priv, "Initialization Alive received.\n");
  592. memcpy(&priv->card_alive_init,
  593. &pkt->u.alive_frame,
  594. sizeof(struct iwl_init_alive_resp));
  595. pwork = &priv->init_alive_start;
  596. } else {
  597. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  598. memcpy(&priv->card_alive, &pkt->u.alive_frame,
  599. sizeof(struct iwl_alive_resp));
  600. pwork = &priv->alive_start;
  601. }
  602. /* We delay the ALIVE response by 5ms to
  603. * give the HW RF Kill time to activate... */
  604. if (palive->is_valid == UCODE_VALID_OK)
  605. queue_delayed_work(priv->workqueue, pwork,
  606. msecs_to_jiffies(5));
  607. else
  608. IWL_WARN(priv, "uCode did not respond OK.\n");
  609. }
  610. static void iwl_rx_reply_error(struct iwl_priv *priv,
  611. struct iwl_rx_mem_buffer *rxb)
  612. {
  613. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  614. IWL_ERR(priv, "Error Reply type 0x%08X cmd %s (0x%02X) "
  615. "seq 0x%04X ser 0x%08X\n",
  616. le32_to_cpu(pkt->u.err_resp.error_type),
  617. get_cmd_string(pkt->u.err_resp.cmd_id),
  618. pkt->u.err_resp.cmd_id,
  619. le16_to_cpu(pkt->u.err_resp.bad_cmd_seq_num),
  620. le32_to_cpu(pkt->u.err_resp.error_info));
  621. }
  622. static void iwl_rx_pm_sleep_notif(struct iwl_priv *priv,
  623. struct iwl_rx_mem_buffer *rxb)
  624. {
  625. #ifdef CONFIG_IWLWIFI_DEBUG
  626. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  627. struct iwl_sleep_notification *sleep = &(pkt->u.sleep_notif);
  628. IWL_DEBUG_RX(priv, "sleep mode: %d, src: %d\n",
  629. sleep->pm_sleep_mode, sleep->pm_wakeup_src);
  630. #endif
  631. }
  632. static void iwl_rx_pm_debug_statistics_notif(struct iwl_priv *priv,
  633. struct iwl_rx_mem_buffer *rxb)
  634. {
  635. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  636. IWL_DEBUG_RADIO(priv, "Dumping %d bytes of unhandled "
  637. "notification for %s:\n",
  638. le32_to_cpu(pkt->len), get_cmd_string(pkt->hdr.cmd));
  639. iwl_print_hex_dump(priv, IWL_DL_RADIO, pkt->u.raw, le32_to_cpu(pkt->len));
  640. }
  641. static void iwl_bg_beacon_update(struct work_struct *work)
  642. {
  643. struct iwl_priv *priv =
  644. container_of(work, struct iwl_priv, beacon_update);
  645. struct sk_buff *beacon;
  646. /* Pull updated AP beacon from mac80211. will fail if not in AP mode */
  647. beacon = ieee80211_beacon_get(priv->hw, priv->vif);
  648. if (!beacon) {
  649. IWL_ERR(priv, "update beacon failed\n");
  650. return;
  651. }
  652. mutex_lock(&priv->mutex);
  653. /* new beacon skb is allocated every time; dispose previous.*/
  654. if (priv->ibss_beacon)
  655. dev_kfree_skb(priv->ibss_beacon);
  656. priv->ibss_beacon = beacon;
  657. mutex_unlock(&priv->mutex);
  658. iwl_send_beacon_cmd(priv);
  659. }
  660. /**
  661. * iwl_bg_statistics_periodic - Timer callback to queue statistics
  662. *
  663. * This callback is provided in order to send a statistics request.
  664. *
  665. * This timer function is continually reset to execute within
  666. * REG_RECALIB_PERIOD seconds since the last STATISTICS_NOTIFICATION
  667. * was received. We need to ensure we receive the statistics in order
  668. * to update the temperature used for calibrating the TXPOWER.
  669. */
  670. static void iwl_bg_statistics_periodic(unsigned long data)
  671. {
  672. struct iwl_priv *priv = (struct iwl_priv *)data;
  673. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  674. return;
  675. /* dont send host command if rf-kill is on */
  676. if (!iwl_is_ready_rf(priv))
  677. return;
  678. iwl_send_statistics_request(priv, CMD_ASYNC);
  679. }
  680. static void iwl_rx_beacon_notif(struct iwl_priv *priv,
  681. struct iwl_rx_mem_buffer *rxb)
  682. {
  683. #ifdef CONFIG_IWLWIFI_DEBUG
  684. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  685. struct iwl4965_beacon_notif *beacon =
  686. (struct iwl4965_beacon_notif *)pkt->u.raw;
  687. u8 rate = iwl_hw_get_rate(beacon->beacon_notify_hdr.rate_n_flags);
  688. IWL_DEBUG_RX(priv, "beacon status %x retries %d iss %d "
  689. "tsf %d %d rate %d\n",
  690. le32_to_cpu(beacon->beacon_notify_hdr.u.status) & TX_STATUS_MSK,
  691. beacon->beacon_notify_hdr.failure_frame,
  692. le32_to_cpu(beacon->ibss_mgr_status),
  693. le32_to_cpu(beacon->high_tsf),
  694. le32_to_cpu(beacon->low_tsf), rate);
  695. #endif
  696. if ((priv->iw_mode == NL80211_IFTYPE_AP) &&
  697. (!test_bit(STATUS_EXIT_PENDING, &priv->status)))
  698. queue_work(priv->workqueue, &priv->beacon_update);
  699. }
  700. /* Handle notification from uCode that card's power state is changing
  701. * due to software, hardware, or critical temperature RFKILL */
  702. static void iwl_rx_card_state_notif(struct iwl_priv *priv,
  703. struct iwl_rx_mem_buffer *rxb)
  704. {
  705. struct iwl_rx_packet *pkt = (struct iwl_rx_packet *)rxb->skb->data;
  706. u32 flags = le32_to_cpu(pkt->u.card_state_notif.flags);
  707. unsigned long status = priv->status;
  708. IWL_DEBUG_RF_KILL(priv, "Card state received: HW:%s SW:%s\n",
  709. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  710. (flags & SW_CARD_DISABLED) ? "Kill" : "On");
  711. if (flags & (SW_CARD_DISABLED | HW_CARD_DISABLED |
  712. RF_CARD_DISABLED)) {
  713. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  714. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  715. if (!iwl_grab_nic_access(priv)) {
  716. iwl_write_direct32(
  717. priv, HBUS_TARG_MBX_C,
  718. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  719. iwl_release_nic_access(priv);
  720. }
  721. if (!(flags & RXON_CARD_DISABLED)) {
  722. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  723. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  724. if (!iwl_grab_nic_access(priv)) {
  725. iwl_write_direct32(
  726. priv, HBUS_TARG_MBX_C,
  727. HBUS_TARG_MBX_C_REG_BIT_CMD_BLOCKED);
  728. iwl_release_nic_access(priv);
  729. }
  730. }
  731. if (flags & RF_CARD_DISABLED) {
  732. iwl_write32(priv, CSR_UCODE_DRV_GP1_SET,
  733. CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT);
  734. iwl_read32(priv, CSR_UCODE_DRV_GP1);
  735. if (!iwl_grab_nic_access(priv))
  736. iwl_release_nic_access(priv);
  737. }
  738. }
  739. if (flags & HW_CARD_DISABLED)
  740. set_bit(STATUS_RF_KILL_HW, &priv->status);
  741. else
  742. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  743. if (flags & SW_CARD_DISABLED)
  744. set_bit(STATUS_RF_KILL_SW, &priv->status);
  745. else
  746. clear_bit(STATUS_RF_KILL_SW, &priv->status);
  747. if (!(flags & RXON_CARD_DISABLED))
  748. iwl_scan_cancel(priv);
  749. if ((test_bit(STATUS_RF_KILL_HW, &status) !=
  750. test_bit(STATUS_RF_KILL_HW, &priv->status)) ||
  751. (test_bit(STATUS_RF_KILL_SW, &status) !=
  752. test_bit(STATUS_RF_KILL_SW, &priv->status)))
  753. queue_work(priv->workqueue, &priv->rf_kill);
  754. else
  755. wake_up_interruptible(&priv->wait_command_queue);
  756. }
  757. int iwl_set_pwr_src(struct iwl_priv *priv, enum iwl_pwr_src src)
  758. {
  759. int ret;
  760. unsigned long flags;
  761. spin_lock_irqsave(&priv->lock, flags);
  762. ret = iwl_grab_nic_access(priv);
  763. if (ret)
  764. goto err;
  765. if (src == IWL_PWR_SRC_VAUX) {
  766. u32 val;
  767. ret = pci_read_config_dword(priv->pci_dev, PCI_CFG_POWER_SOURCE,
  768. &val);
  769. if (val & PCI_CFG_PMC_PME_FROM_D3COLD_SUPPORT)
  770. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  771. APMG_PS_CTRL_VAL_PWR_SRC_VAUX,
  772. ~APMG_PS_CTRL_MSK_PWR_SRC);
  773. } else {
  774. iwl_set_bits_mask_prph(priv, APMG_PS_CTRL_REG,
  775. APMG_PS_CTRL_VAL_PWR_SRC_VMAIN,
  776. ~APMG_PS_CTRL_MSK_PWR_SRC);
  777. }
  778. iwl_release_nic_access(priv);
  779. err:
  780. spin_unlock_irqrestore(&priv->lock, flags);
  781. return ret;
  782. }
  783. /**
  784. * iwl_setup_rx_handlers - Initialize Rx handler callbacks
  785. *
  786. * Setup the RX handlers for each of the reply types sent from the uCode
  787. * to the host.
  788. *
  789. * This function chains into the hardware specific files for them to setup
  790. * any hardware specific handlers as well.
  791. */
  792. static void iwl_setup_rx_handlers(struct iwl_priv *priv)
  793. {
  794. priv->rx_handlers[REPLY_ALIVE] = iwl_rx_reply_alive;
  795. priv->rx_handlers[REPLY_ERROR] = iwl_rx_reply_error;
  796. priv->rx_handlers[CHANNEL_SWITCH_NOTIFICATION] = iwl_rx_csa;
  797. priv->rx_handlers[PM_SLEEP_NOTIFICATION] = iwl_rx_pm_sleep_notif;
  798. priv->rx_handlers[PM_DEBUG_STATISTIC_NOTIFIC] =
  799. iwl_rx_pm_debug_statistics_notif;
  800. priv->rx_handlers[BEACON_NOTIFICATION] = iwl_rx_beacon_notif;
  801. /*
  802. * The same handler is used for both the REPLY to a discrete
  803. * statistics request from the host as well as for the periodic
  804. * statistics notifications (after received beacons) from the uCode.
  805. */
  806. priv->rx_handlers[REPLY_STATISTICS_CMD] = iwl_rx_statistics;
  807. priv->rx_handlers[STATISTICS_NOTIFICATION] = iwl_rx_statistics;
  808. iwl_setup_spectrum_handlers(priv);
  809. iwl_setup_rx_scan_handlers(priv);
  810. /* status change handler */
  811. priv->rx_handlers[CARD_STATE_NOTIFICATION] = iwl_rx_card_state_notif;
  812. priv->rx_handlers[MISSED_BEACONS_NOTIFICATION] =
  813. iwl_rx_missed_beacon_notif;
  814. /* Rx handlers */
  815. priv->rx_handlers[REPLY_RX_PHY_CMD] = iwl_rx_reply_rx_phy;
  816. priv->rx_handlers[REPLY_RX_MPDU_CMD] = iwl_rx_reply_rx;
  817. /* block ack */
  818. priv->rx_handlers[REPLY_COMPRESSED_BA] = iwl_rx_reply_compressed_ba;
  819. /* Set up hardware specific Rx handlers */
  820. priv->cfg->ops->lib->rx_handler_setup(priv);
  821. }
  822. /**
  823. * iwl_rx_handle - Main entry function for receiving responses from uCode
  824. *
  825. * Uses the priv->rx_handlers callback function array to invoke
  826. * the appropriate handlers, including command responses,
  827. * frame-received notifications, and other notifications.
  828. */
  829. void iwl_rx_handle(struct iwl_priv *priv)
  830. {
  831. struct iwl_rx_mem_buffer *rxb;
  832. struct iwl_rx_packet *pkt;
  833. struct iwl_rx_queue *rxq = &priv->rxq;
  834. u32 r, i;
  835. int reclaim;
  836. unsigned long flags;
  837. u8 fill_rx = 0;
  838. u32 count = 8;
  839. /* uCode's read index (stored in shared DRAM) indicates the last Rx
  840. * buffer that the driver may process (last buffer filled by ucode). */
  841. r = le16_to_cpu(rxq->rb_stts->closed_rb_num) & 0x0FFF;
  842. i = rxq->read;
  843. /* Rx interrupt, but nothing sent from uCode */
  844. if (i == r)
  845. IWL_DEBUG_RX(priv, "r = %d, i = %d\n", r, i);
  846. if (iwl_rx_queue_space(rxq) > (RX_QUEUE_SIZE / 2))
  847. fill_rx = 1;
  848. while (i != r) {
  849. rxb = rxq->queue[i];
  850. /* If an RXB doesn't have a Rx queue slot associated with it,
  851. * then a bug has been introduced in the queue refilling
  852. * routines -- catch it here */
  853. BUG_ON(rxb == NULL);
  854. rxq->queue[i] = NULL;
  855. dma_sync_single_range_for_cpu(
  856. &priv->pci_dev->dev, rxb->real_dma_addr,
  857. rxb->aligned_dma_addr - rxb->real_dma_addr,
  858. priv->hw_params.rx_buf_size,
  859. PCI_DMA_FROMDEVICE);
  860. pkt = (struct iwl_rx_packet *)rxb->skb->data;
  861. /* Reclaim a command buffer only if this packet is a response
  862. * to a (driver-originated) command.
  863. * If the packet (e.g. Rx frame) originated from uCode,
  864. * there is no command buffer to reclaim.
  865. * Ucode should set SEQ_RX_FRAME bit if ucode-originated,
  866. * but apparently a few don't get set; catch them here. */
  867. reclaim = !(pkt->hdr.sequence & SEQ_RX_FRAME) &&
  868. (pkt->hdr.cmd != REPLY_RX_PHY_CMD) &&
  869. (pkt->hdr.cmd != REPLY_RX) &&
  870. (pkt->hdr.cmd != REPLY_RX_MPDU_CMD) &&
  871. (pkt->hdr.cmd != REPLY_COMPRESSED_BA) &&
  872. (pkt->hdr.cmd != STATISTICS_NOTIFICATION) &&
  873. (pkt->hdr.cmd != REPLY_TX);
  874. /* Based on type of command response or notification,
  875. * handle those that need handling via function in
  876. * rx_handlers table. See iwl_setup_rx_handlers() */
  877. if (priv->rx_handlers[pkt->hdr.cmd]) {
  878. IWL_DEBUG_RX(priv, "r = %d, i = %d, %s, 0x%02x\n", r,
  879. i, get_cmd_string(pkt->hdr.cmd), pkt->hdr.cmd);
  880. priv->rx_handlers[pkt->hdr.cmd] (priv, rxb);
  881. } else {
  882. /* No handling needed */
  883. IWL_DEBUG_RX(priv,
  884. "r %d i %d No handler needed for %s, 0x%02x\n",
  885. r, i, get_cmd_string(pkt->hdr.cmd),
  886. pkt->hdr.cmd);
  887. }
  888. if (reclaim) {
  889. /* Invoke any callbacks, transfer the skb to caller, and
  890. * fire off the (possibly) blocking iwl_send_cmd()
  891. * as we reclaim the driver command queue */
  892. if (rxb && rxb->skb)
  893. iwl_tx_cmd_complete(priv, rxb);
  894. else
  895. IWL_WARN(priv, "Claim null rxb?\n");
  896. }
  897. /* For now we just don't re-use anything. We can tweak this
  898. * later to try and re-use notification packets and SKBs that
  899. * fail to Rx correctly */
  900. if (rxb->skb != NULL) {
  901. priv->alloc_rxb_skb--;
  902. dev_kfree_skb_any(rxb->skb);
  903. rxb->skb = NULL;
  904. }
  905. pci_unmap_single(priv->pci_dev, rxb->real_dma_addr,
  906. priv->hw_params.rx_buf_size + 256,
  907. PCI_DMA_FROMDEVICE);
  908. spin_lock_irqsave(&rxq->lock, flags);
  909. list_add_tail(&rxb->list, &priv->rxq.rx_used);
  910. spin_unlock_irqrestore(&rxq->lock, flags);
  911. i = (i + 1) & RX_QUEUE_MASK;
  912. /* If there are a lot of unused frames,
  913. * restock the Rx queue so ucode wont assert. */
  914. if (fill_rx) {
  915. count++;
  916. if (count >= 8) {
  917. priv->rxq.read = i;
  918. iwl_rx_queue_restock(priv);
  919. count = 0;
  920. }
  921. }
  922. }
  923. /* Backtrack one entry */
  924. priv->rxq.read = i;
  925. iwl_rx_queue_restock(priv);
  926. }
  927. /* call this function to flush any scheduled tasklet */
  928. static inline void iwl_synchronize_irq(struct iwl_priv *priv)
  929. {
  930. /* wait to make sure we flush pending tasklet*/
  931. synchronize_irq(priv->pci_dev->irq);
  932. tasklet_kill(&priv->irq_tasklet);
  933. }
  934. static void iwl_error_recovery(struct iwl_priv *priv)
  935. {
  936. unsigned long flags;
  937. memcpy(&priv->staging_rxon, &priv->recovery_rxon,
  938. sizeof(priv->staging_rxon));
  939. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  940. iwl_commit_rxon(priv);
  941. iwl_rxon_add_station(priv, priv->bssid, 1);
  942. spin_lock_irqsave(&priv->lock, flags);
  943. priv->assoc_id = le16_to_cpu(priv->staging_rxon.assoc_id);
  944. priv->error_recovering = 0;
  945. spin_unlock_irqrestore(&priv->lock, flags);
  946. }
  947. static void iwl_irq_tasklet(struct iwl_priv *priv)
  948. {
  949. u32 inta, handled = 0;
  950. u32 inta_fh;
  951. unsigned long flags;
  952. #ifdef CONFIG_IWLWIFI_DEBUG
  953. u32 inta_mask;
  954. #endif
  955. spin_lock_irqsave(&priv->lock, flags);
  956. /* Ack/clear/reset pending uCode interrupts.
  957. * Note: Some bits in CSR_INT are "OR" of bits in CSR_FH_INT_STATUS,
  958. * and will clear only when CSR_FH_INT_STATUS gets cleared. */
  959. inta = iwl_read32(priv, CSR_INT);
  960. iwl_write32(priv, CSR_INT, inta);
  961. /* Ack/clear/reset pending flow-handler (DMA) interrupts.
  962. * Any new interrupts that happen after this, either while we're
  963. * in this tasklet, or later, will show up in next ISR/tasklet. */
  964. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  965. iwl_write32(priv, CSR_FH_INT_STATUS, inta_fh);
  966. #ifdef CONFIG_IWLWIFI_DEBUG
  967. if (priv->debug_level & IWL_DL_ISR) {
  968. /* just for debug */
  969. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  970. IWL_DEBUG_ISR(priv, "inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  971. inta, inta_mask, inta_fh);
  972. }
  973. #endif
  974. /* Since CSR_INT and CSR_FH_INT_STATUS reads and clears are not
  975. * atomic, make sure that inta covers all the interrupts that
  976. * we've discovered, even if FH interrupt came in just after
  977. * reading CSR_INT. */
  978. if (inta_fh & CSR49_FH_INT_RX_MASK)
  979. inta |= CSR_INT_BIT_FH_RX;
  980. if (inta_fh & CSR49_FH_INT_TX_MASK)
  981. inta |= CSR_INT_BIT_FH_TX;
  982. /* Now service all interrupt bits discovered above. */
  983. if (inta & CSR_INT_BIT_HW_ERR) {
  984. IWL_ERR(priv, "Microcode HW error detected. Restarting.\n");
  985. /* Tell the device to stop sending interrupts */
  986. iwl_disable_interrupts(priv);
  987. iwl_irq_handle_error(priv);
  988. handled |= CSR_INT_BIT_HW_ERR;
  989. spin_unlock_irqrestore(&priv->lock, flags);
  990. return;
  991. }
  992. #ifdef CONFIG_IWLWIFI_DEBUG
  993. if (priv->debug_level & (IWL_DL_ISR)) {
  994. /* NIC fires this, but we don't use it, redundant with WAKEUP */
  995. if (inta & CSR_INT_BIT_SCD)
  996. IWL_DEBUG_ISR(priv, "Scheduler finished to transmit "
  997. "the frame/frames.\n");
  998. /* Alive notification via Rx interrupt will do the real work */
  999. if (inta & CSR_INT_BIT_ALIVE)
  1000. IWL_DEBUG_ISR(priv, "Alive interrupt\n");
  1001. }
  1002. #endif
  1003. /* Safely ignore these bits for debug checks below */
  1004. inta &= ~(CSR_INT_BIT_SCD | CSR_INT_BIT_ALIVE);
  1005. /* HW RF KILL switch toggled */
  1006. if (inta & CSR_INT_BIT_RF_KILL) {
  1007. int hw_rf_kill = 0;
  1008. if (!(iwl_read32(priv, CSR_GP_CNTRL) &
  1009. CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW))
  1010. hw_rf_kill = 1;
  1011. IWL_DEBUG_RF_KILL(priv, "RF_KILL bit toggled to %s.\n",
  1012. hw_rf_kill ? "disable radio" : "enable radio");
  1013. /* driver only loads ucode once setting the interface up.
  1014. * the driver allows loading the ucode even if the radio
  1015. * is killed. Hence update the killswitch state here. The
  1016. * rfkill handler will care about restarting if needed.
  1017. */
  1018. if (!test_bit(STATUS_ALIVE, &priv->status)) {
  1019. if (hw_rf_kill)
  1020. set_bit(STATUS_RF_KILL_HW, &priv->status);
  1021. else
  1022. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  1023. queue_work(priv->workqueue, &priv->rf_kill);
  1024. }
  1025. handled |= CSR_INT_BIT_RF_KILL;
  1026. }
  1027. /* Chip got too hot and stopped itself */
  1028. if (inta & CSR_INT_BIT_CT_KILL) {
  1029. IWL_ERR(priv, "Microcode CT kill error detected.\n");
  1030. handled |= CSR_INT_BIT_CT_KILL;
  1031. }
  1032. /* Error detected by uCode */
  1033. if (inta & CSR_INT_BIT_SW_ERR) {
  1034. IWL_ERR(priv, "Microcode SW error detected. "
  1035. " Restarting 0x%X.\n", inta);
  1036. iwl_irq_handle_error(priv);
  1037. handled |= CSR_INT_BIT_SW_ERR;
  1038. }
  1039. /* uCode wakes up after power-down sleep */
  1040. if (inta & CSR_INT_BIT_WAKEUP) {
  1041. IWL_DEBUG_ISR(priv, "Wakeup interrupt\n");
  1042. iwl_rx_queue_update_write_ptr(priv, &priv->rxq);
  1043. iwl_txq_update_write_ptr(priv, &priv->txq[0]);
  1044. iwl_txq_update_write_ptr(priv, &priv->txq[1]);
  1045. iwl_txq_update_write_ptr(priv, &priv->txq[2]);
  1046. iwl_txq_update_write_ptr(priv, &priv->txq[3]);
  1047. iwl_txq_update_write_ptr(priv, &priv->txq[4]);
  1048. iwl_txq_update_write_ptr(priv, &priv->txq[5]);
  1049. handled |= CSR_INT_BIT_WAKEUP;
  1050. }
  1051. /* All uCode command responses, including Tx command responses,
  1052. * Rx "responses" (frame-received notification), and other
  1053. * notifications from uCode come through here*/
  1054. if (inta & (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX)) {
  1055. iwl_rx_handle(priv);
  1056. handled |= (CSR_INT_BIT_FH_RX | CSR_INT_BIT_SW_RX);
  1057. }
  1058. if (inta & CSR_INT_BIT_FH_TX) {
  1059. IWL_DEBUG_ISR(priv, "Tx interrupt\n");
  1060. handled |= CSR_INT_BIT_FH_TX;
  1061. /* FH finished to write, send event */
  1062. priv->ucode_write_complete = 1;
  1063. wake_up_interruptible(&priv->wait_command_queue);
  1064. }
  1065. if (inta & ~handled)
  1066. IWL_ERR(priv, "Unhandled INTA bits 0x%08x\n", inta & ~handled);
  1067. if (inta & ~CSR_INI_SET_MASK) {
  1068. IWL_WARN(priv, "Disabled INTA bits 0x%08x were pending\n",
  1069. inta & ~CSR_INI_SET_MASK);
  1070. IWL_WARN(priv, " with FH_INT = 0x%08x\n", inta_fh);
  1071. }
  1072. /* Re-enable all interrupts */
  1073. /* only Re-enable if diabled by irq */
  1074. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1075. iwl_enable_interrupts(priv);
  1076. #ifdef CONFIG_IWLWIFI_DEBUG
  1077. if (priv->debug_level & (IWL_DL_ISR)) {
  1078. inta = iwl_read32(priv, CSR_INT);
  1079. inta_mask = iwl_read32(priv, CSR_INT_MASK);
  1080. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1081. IWL_DEBUG_ISR(priv, "End inta 0x%08x, enabled 0x%08x, fh 0x%08x, "
  1082. "flags 0x%08lx\n", inta, inta_mask, inta_fh, flags);
  1083. }
  1084. #endif
  1085. spin_unlock_irqrestore(&priv->lock, flags);
  1086. }
  1087. static irqreturn_t iwl_isr(int irq, void *data)
  1088. {
  1089. struct iwl_priv *priv = data;
  1090. u32 inta, inta_mask;
  1091. u32 inta_fh;
  1092. if (!priv)
  1093. return IRQ_NONE;
  1094. spin_lock(&priv->lock);
  1095. /* Disable (but don't clear!) interrupts here to avoid
  1096. * back-to-back ISRs and sporadic interrupts from our NIC.
  1097. * If we have something to service, the tasklet will re-enable ints.
  1098. * If we *don't* have something, we'll re-enable before leaving here. */
  1099. inta_mask = iwl_read32(priv, CSR_INT_MASK); /* just for debug */
  1100. iwl_write32(priv, CSR_INT_MASK, 0x00000000);
  1101. /* Discover which interrupts are active/pending */
  1102. inta = iwl_read32(priv, CSR_INT);
  1103. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1104. /* Ignore interrupt if there's nothing in NIC to service.
  1105. * This may be due to IRQ shared with another device,
  1106. * or due to sporadic interrupts thrown from our NIC. */
  1107. if (!inta && !inta_fh) {
  1108. IWL_DEBUG_ISR(priv, "Ignore interrupt, inta == 0, inta_fh == 0\n");
  1109. goto none;
  1110. }
  1111. if ((inta == 0xFFFFFFFF) || ((inta & 0xFFFFFFF0) == 0xa5a5a5a0)) {
  1112. /* Hardware disappeared. It might have already raised
  1113. * an interrupt */
  1114. IWL_WARN(priv, "HARDWARE GONE?? INTA == 0x%08x\n", inta);
  1115. goto unplugged;
  1116. }
  1117. IWL_DEBUG_ISR(priv, "ISR inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  1118. inta, inta_mask, inta_fh);
  1119. inta &= ~CSR_INT_BIT_SCD;
  1120. /* iwl_irq_tasklet() will service interrupts and re-enable them */
  1121. if (likely(inta || inta_fh))
  1122. tasklet_schedule(&priv->irq_tasklet);
  1123. unplugged:
  1124. spin_unlock(&priv->lock);
  1125. return IRQ_HANDLED;
  1126. none:
  1127. /* re-enable interrupts here since we don't have anything to service. */
  1128. /* only Re-enable if diabled by irq */
  1129. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1130. iwl_enable_interrupts(priv);
  1131. spin_unlock(&priv->lock);
  1132. return IRQ_NONE;
  1133. }
  1134. /******************************************************************************
  1135. *
  1136. * uCode download functions
  1137. *
  1138. ******************************************************************************/
  1139. static void iwl_dealloc_ucode_pci(struct iwl_priv *priv)
  1140. {
  1141. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_code);
  1142. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data);
  1143. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1144. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init);
  1145. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1146. iwl_free_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1147. }
  1148. static void iwl_nic_start(struct iwl_priv *priv)
  1149. {
  1150. /* Remove all resets to allow NIC to operate */
  1151. iwl_write32(priv, CSR_RESET, 0);
  1152. }
  1153. /**
  1154. * iwl_read_ucode - Read uCode images from disk file.
  1155. *
  1156. * Copy into buffers for card to fetch via bus-mastering
  1157. */
  1158. static int iwl_read_ucode(struct iwl_priv *priv)
  1159. {
  1160. struct iwl_ucode *ucode;
  1161. int ret = -EINVAL, index;
  1162. const struct firmware *ucode_raw;
  1163. const char *name_pre = priv->cfg->fw_name_pre;
  1164. const unsigned int api_max = priv->cfg->ucode_api_max;
  1165. const unsigned int api_min = priv->cfg->ucode_api_min;
  1166. char buf[25];
  1167. u8 *src;
  1168. size_t len;
  1169. u32 api_ver, inst_size, data_size, init_size, init_data_size, boot_size;
  1170. /* Ask kernel firmware_class module to get the boot firmware off disk.
  1171. * request_firmware() is synchronous, file is in memory on return. */
  1172. for (index = api_max; index >= api_min; index--) {
  1173. sprintf(buf, "%s%d%s", name_pre, index, ".ucode");
  1174. ret = request_firmware(&ucode_raw, buf, &priv->pci_dev->dev);
  1175. if (ret < 0) {
  1176. IWL_ERR(priv, "%s firmware file req failed: %d\n",
  1177. buf, ret);
  1178. if (ret == -ENOENT)
  1179. continue;
  1180. else
  1181. goto error;
  1182. } else {
  1183. if (index < api_max)
  1184. IWL_ERR(priv, "Loaded firmware %s, "
  1185. "which is deprecated. "
  1186. "Please use API v%u instead.\n",
  1187. buf, api_max);
  1188. IWL_DEBUG_INFO(priv, "Got firmware '%s' file (%zd bytes) from disk\n",
  1189. buf, ucode_raw->size);
  1190. break;
  1191. }
  1192. }
  1193. if (ret < 0)
  1194. goto error;
  1195. /* Make sure that we got at least our header! */
  1196. if (ucode_raw->size < sizeof(*ucode)) {
  1197. IWL_ERR(priv, "File size way too small!\n");
  1198. ret = -EINVAL;
  1199. goto err_release;
  1200. }
  1201. /* Data from ucode file: header followed by uCode images */
  1202. ucode = (void *)ucode_raw->data;
  1203. priv->ucode_ver = le32_to_cpu(ucode->ver);
  1204. api_ver = IWL_UCODE_API(priv->ucode_ver);
  1205. inst_size = le32_to_cpu(ucode->inst_size);
  1206. data_size = le32_to_cpu(ucode->data_size);
  1207. init_size = le32_to_cpu(ucode->init_size);
  1208. init_data_size = le32_to_cpu(ucode->init_data_size);
  1209. boot_size = le32_to_cpu(ucode->boot_size);
  1210. /* api_ver should match the api version forming part of the
  1211. * firmware filename ... but we don't check for that and only rely
  1212. * on the API version read from firware header from here on forward */
  1213. if (api_ver < api_min || api_ver > api_max) {
  1214. IWL_ERR(priv, "Driver unable to support your firmware API. "
  1215. "Driver supports v%u, firmware is v%u.\n",
  1216. api_max, api_ver);
  1217. priv->ucode_ver = 0;
  1218. ret = -EINVAL;
  1219. goto err_release;
  1220. }
  1221. if (api_ver != api_max)
  1222. IWL_ERR(priv, "Firmware has old API version. Expected v%u, "
  1223. "got v%u. New firmware can be obtained "
  1224. "from http://www.intellinuxwireless.org.\n",
  1225. api_max, api_ver);
  1226. IWL_INFO(priv, "loaded firmware version %u.%u.%u.%u\n",
  1227. IWL_UCODE_MAJOR(priv->ucode_ver),
  1228. IWL_UCODE_MINOR(priv->ucode_ver),
  1229. IWL_UCODE_API(priv->ucode_ver),
  1230. IWL_UCODE_SERIAL(priv->ucode_ver));
  1231. IWL_DEBUG_INFO(priv, "f/w package hdr ucode version raw = 0x%x\n",
  1232. priv->ucode_ver);
  1233. IWL_DEBUG_INFO(priv, "f/w package hdr runtime inst size = %u\n",
  1234. inst_size);
  1235. IWL_DEBUG_INFO(priv, "f/w package hdr runtime data size = %u\n",
  1236. data_size);
  1237. IWL_DEBUG_INFO(priv, "f/w package hdr init inst size = %u\n",
  1238. init_size);
  1239. IWL_DEBUG_INFO(priv, "f/w package hdr init data size = %u\n",
  1240. init_data_size);
  1241. IWL_DEBUG_INFO(priv, "f/w package hdr boot inst size = %u\n",
  1242. boot_size);
  1243. /* Verify size of file vs. image size info in file's header */
  1244. if (ucode_raw->size < sizeof(*ucode) +
  1245. inst_size + data_size + init_size +
  1246. init_data_size + boot_size) {
  1247. IWL_DEBUG_INFO(priv, "uCode file size %d too small\n",
  1248. (int)ucode_raw->size);
  1249. ret = -EINVAL;
  1250. goto err_release;
  1251. }
  1252. /* Verify that uCode images will fit in card's SRAM */
  1253. if (inst_size > priv->hw_params.max_inst_size) {
  1254. IWL_DEBUG_INFO(priv, "uCode instr len %d too large to fit in\n",
  1255. inst_size);
  1256. ret = -EINVAL;
  1257. goto err_release;
  1258. }
  1259. if (data_size > priv->hw_params.max_data_size) {
  1260. IWL_DEBUG_INFO(priv, "uCode data len %d too large to fit in\n",
  1261. data_size);
  1262. ret = -EINVAL;
  1263. goto err_release;
  1264. }
  1265. if (init_size > priv->hw_params.max_inst_size) {
  1266. IWL_INFO(priv, "uCode init instr len %d too large to fit in\n",
  1267. init_size);
  1268. ret = -EINVAL;
  1269. goto err_release;
  1270. }
  1271. if (init_data_size > priv->hw_params.max_data_size) {
  1272. IWL_INFO(priv, "uCode init data len %d too large to fit in\n",
  1273. init_data_size);
  1274. ret = -EINVAL;
  1275. goto err_release;
  1276. }
  1277. if (boot_size > priv->hw_params.max_bsm_size) {
  1278. IWL_INFO(priv, "uCode boot instr len %d too large to fit in\n",
  1279. boot_size);
  1280. ret = -EINVAL;
  1281. goto err_release;
  1282. }
  1283. /* Allocate ucode buffers for card's bus-master loading ... */
  1284. /* Runtime instructions and 2 copies of data:
  1285. * 1) unmodified from disk
  1286. * 2) backup cache for save/restore during power-downs */
  1287. priv->ucode_code.len = inst_size;
  1288. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_code);
  1289. priv->ucode_data.len = data_size;
  1290. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data);
  1291. priv->ucode_data_backup.len = data_size;
  1292. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_data_backup);
  1293. if (!priv->ucode_code.v_addr || !priv->ucode_data.v_addr ||
  1294. !priv->ucode_data_backup.v_addr)
  1295. goto err_pci_alloc;
  1296. /* Initialization instructions and data */
  1297. if (init_size && init_data_size) {
  1298. priv->ucode_init.len = init_size;
  1299. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init);
  1300. priv->ucode_init_data.len = init_data_size;
  1301. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_init_data);
  1302. if (!priv->ucode_init.v_addr || !priv->ucode_init_data.v_addr)
  1303. goto err_pci_alloc;
  1304. }
  1305. /* Bootstrap (instructions only, no data) */
  1306. if (boot_size) {
  1307. priv->ucode_boot.len = boot_size;
  1308. iwl_alloc_fw_desc(priv->pci_dev, &priv->ucode_boot);
  1309. if (!priv->ucode_boot.v_addr)
  1310. goto err_pci_alloc;
  1311. }
  1312. /* Copy images into buffers for card's bus-master reads ... */
  1313. /* Runtime instructions (first block of data in file) */
  1314. src = &ucode->data[0];
  1315. len = priv->ucode_code.len;
  1316. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode instr len %Zd\n", len);
  1317. memcpy(priv->ucode_code.v_addr, src, len);
  1318. IWL_DEBUG_INFO(priv, "uCode instr buf vaddr = 0x%p, paddr = 0x%08x\n",
  1319. priv->ucode_code.v_addr, (u32)priv->ucode_code.p_addr);
  1320. /* Runtime data (2nd block)
  1321. * NOTE: Copy into backup buffer will be done in iwl_up() */
  1322. src = &ucode->data[inst_size];
  1323. len = priv->ucode_data.len;
  1324. IWL_DEBUG_INFO(priv, "Copying (but not loading) uCode data len %Zd\n", len);
  1325. memcpy(priv->ucode_data.v_addr, src, len);
  1326. memcpy(priv->ucode_data_backup.v_addr, src, len);
  1327. /* Initialization instructions (3rd block) */
  1328. if (init_size) {
  1329. src = &ucode->data[inst_size + data_size];
  1330. len = priv->ucode_init.len;
  1331. IWL_DEBUG_INFO(priv, "Copying (but not loading) init instr len %Zd\n",
  1332. len);
  1333. memcpy(priv->ucode_init.v_addr, src, len);
  1334. }
  1335. /* Initialization data (4th block) */
  1336. if (init_data_size) {
  1337. src = &ucode->data[inst_size + data_size + init_size];
  1338. len = priv->ucode_init_data.len;
  1339. IWL_DEBUG_INFO(priv, "Copying (but not loading) init data len %Zd\n",
  1340. len);
  1341. memcpy(priv->ucode_init_data.v_addr, src, len);
  1342. }
  1343. /* Bootstrap instructions (5th block) */
  1344. src = &ucode->data[inst_size + data_size + init_size + init_data_size];
  1345. len = priv->ucode_boot.len;
  1346. IWL_DEBUG_INFO(priv, "Copying (but not loading) boot instr len %Zd\n", len);
  1347. memcpy(priv->ucode_boot.v_addr, src, len);
  1348. /* We have our copies now, allow OS release its copies */
  1349. release_firmware(ucode_raw);
  1350. return 0;
  1351. err_pci_alloc:
  1352. IWL_ERR(priv, "failed to allocate pci memory\n");
  1353. ret = -ENOMEM;
  1354. iwl_dealloc_ucode_pci(priv);
  1355. err_release:
  1356. release_firmware(ucode_raw);
  1357. error:
  1358. return ret;
  1359. }
  1360. /* temporary */
  1361. static int iwl_mac_beacon_update(struct ieee80211_hw *hw,
  1362. struct sk_buff *skb);
  1363. /**
  1364. * iwl_alive_start - called after REPLY_ALIVE notification received
  1365. * from protocol/runtime uCode (initialization uCode's
  1366. * Alive gets handled by iwl_init_alive_start()).
  1367. */
  1368. static void iwl_alive_start(struct iwl_priv *priv)
  1369. {
  1370. int ret = 0;
  1371. IWL_DEBUG_INFO(priv, "Runtime Alive received.\n");
  1372. if (priv->card_alive.is_valid != UCODE_VALID_OK) {
  1373. /* We had an error bringing up the hardware, so take it
  1374. * all the way back down so we can try again */
  1375. IWL_DEBUG_INFO(priv, "Alive failed.\n");
  1376. goto restart;
  1377. }
  1378. /* Initialize uCode has loaded Runtime uCode ... verify inst image.
  1379. * This is a paranoid check, because we would not have gotten the
  1380. * "runtime" alive if code weren't properly loaded. */
  1381. if (iwl_verify_ucode(priv)) {
  1382. /* Runtime instruction load was bad;
  1383. * take it all the way back down so we can try again */
  1384. IWL_DEBUG_INFO(priv, "Bad runtime uCode load.\n");
  1385. goto restart;
  1386. }
  1387. iwl_clear_stations_table(priv);
  1388. ret = priv->cfg->ops->lib->alive_notify(priv);
  1389. if (ret) {
  1390. IWL_WARN(priv,
  1391. "Could not complete ALIVE transition [ntf]: %d\n", ret);
  1392. goto restart;
  1393. }
  1394. /* After the ALIVE response, we can send host commands to the uCode */
  1395. set_bit(STATUS_ALIVE, &priv->status);
  1396. if (iwl_is_rfkill(priv))
  1397. return;
  1398. ieee80211_wake_queues(priv->hw);
  1399. priv->active_rate = priv->rates_mask;
  1400. priv->active_rate_basic = priv->rates_mask & IWL_BASIC_RATES_MASK;
  1401. if (iwl_is_associated(priv)) {
  1402. struct iwl_rxon_cmd *active_rxon =
  1403. (struct iwl_rxon_cmd *)&priv->active_rxon;
  1404. memcpy(&priv->staging_rxon, &priv->active_rxon,
  1405. sizeof(priv->staging_rxon));
  1406. active_rxon->filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1407. } else {
  1408. /* Initialize our rx_config data */
  1409. iwl_connection_init_rx_config(priv, priv->iw_mode);
  1410. iwl_set_rxon_chain(priv);
  1411. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  1412. }
  1413. /* Configure Bluetooth device coexistence support */
  1414. iwl_send_bt_config(priv);
  1415. iwl_reset_run_time_calib(priv);
  1416. /* Configure the adapter for unassociated operation */
  1417. iwl_commit_rxon(priv);
  1418. /* At this point, the NIC is initialized and operational */
  1419. iwl_rf_kill_ct_config(priv);
  1420. iwl_leds_register(priv);
  1421. IWL_DEBUG_INFO(priv, "ALIVE processing complete.\n");
  1422. set_bit(STATUS_READY, &priv->status);
  1423. wake_up_interruptible(&priv->wait_command_queue);
  1424. if (priv->error_recovering)
  1425. iwl_error_recovery(priv);
  1426. iwl_power_update_mode(priv, 1);
  1427. /* reassociate for ADHOC mode */
  1428. if (priv->vif && (priv->iw_mode == NL80211_IFTYPE_ADHOC)) {
  1429. struct sk_buff *beacon = ieee80211_beacon_get(priv->hw,
  1430. priv->vif);
  1431. if (beacon)
  1432. iwl_mac_beacon_update(priv->hw, beacon);
  1433. }
  1434. if (test_and_clear_bit(STATUS_MODE_PENDING, &priv->status))
  1435. iwl_set_mode(priv, priv->iw_mode);
  1436. return;
  1437. restart:
  1438. queue_work(priv->workqueue, &priv->restart);
  1439. }
  1440. static void iwl_cancel_deferred_work(struct iwl_priv *priv);
  1441. static void __iwl_down(struct iwl_priv *priv)
  1442. {
  1443. unsigned long flags;
  1444. int exit_pending = test_bit(STATUS_EXIT_PENDING, &priv->status);
  1445. IWL_DEBUG_INFO(priv, DRV_NAME " is going down\n");
  1446. if (!exit_pending)
  1447. set_bit(STATUS_EXIT_PENDING, &priv->status);
  1448. iwl_leds_unregister(priv);
  1449. iwl_clear_stations_table(priv);
  1450. /* Unblock any waiting calls */
  1451. wake_up_interruptible_all(&priv->wait_command_queue);
  1452. /* Wipe out the EXIT_PENDING status bit if we are not actually
  1453. * exiting the module */
  1454. if (!exit_pending)
  1455. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1456. /* stop and reset the on-board processor */
  1457. iwl_write32(priv, CSR_RESET, CSR_RESET_REG_FLAG_NEVO_RESET);
  1458. /* tell the device to stop sending interrupts */
  1459. spin_lock_irqsave(&priv->lock, flags);
  1460. iwl_disable_interrupts(priv);
  1461. spin_unlock_irqrestore(&priv->lock, flags);
  1462. iwl_synchronize_irq(priv);
  1463. if (priv->mac80211_registered)
  1464. ieee80211_stop_queues(priv->hw);
  1465. /* If we have not previously called iwl_init() then
  1466. * clear all bits but the RF Kill and SUSPEND bits and return */
  1467. if (!iwl_is_init(priv)) {
  1468. priv->status = test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1469. STATUS_RF_KILL_HW |
  1470. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  1471. STATUS_RF_KILL_SW |
  1472. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1473. STATUS_GEO_CONFIGURED |
  1474. test_bit(STATUS_IN_SUSPEND, &priv->status) <<
  1475. STATUS_IN_SUSPEND |
  1476. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1477. STATUS_EXIT_PENDING;
  1478. goto exit;
  1479. }
  1480. /* ...otherwise clear out all the status bits but the RF Kill and
  1481. * SUSPEND bits and continue taking the NIC down. */
  1482. priv->status &= test_bit(STATUS_RF_KILL_HW, &priv->status) <<
  1483. STATUS_RF_KILL_HW |
  1484. test_bit(STATUS_RF_KILL_SW, &priv->status) <<
  1485. STATUS_RF_KILL_SW |
  1486. test_bit(STATUS_GEO_CONFIGURED, &priv->status) <<
  1487. STATUS_GEO_CONFIGURED |
  1488. test_bit(STATUS_IN_SUSPEND, &priv->status) <<
  1489. STATUS_IN_SUSPEND |
  1490. test_bit(STATUS_FW_ERROR, &priv->status) <<
  1491. STATUS_FW_ERROR |
  1492. test_bit(STATUS_EXIT_PENDING, &priv->status) <<
  1493. STATUS_EXIT_PENDING;
  1494. spin_lock_irqsave(&priv->lock, flags);
  1495. iwl_clear_bit(priv, CSR_GP_CNTRL,
  1496. CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
  1497. spin_unlock_irqrestore(&priv->lock, flags);
  1498. iwl_txq_ctx_stop(priv);
  1499. iwl_rxq_stop(priv);
  1500. spin_lock_irqsave(&priv->lock, flags);
  1501. if (!iwl_grab_nic_access(priv)) {
  1502. iwl_write_prph(priv, APMG_CLK_DIS_REG,
  1503. APMG_CLK_VAL_DMA_CLK_RQT);
  1504. iwl_release_nic_access(priv);
  1505. }
  1506. spin_unlock_irqrestore(&priv->lock, flags);
  1507. udelay(5);
  1508. /* FIXME: apm_ops.suspend(priv) */
  1509. if (exit_pending || test_bit(STATUS_IN_SUSPEND, &priv->status))
  1510. priv->cfg->ops->lib->apm_ops.stop(priv);
  1511. else
  1512. priv->cfg->ops->lib->apm_ops.reset(priv);
  1513. exit:
  1514. memset(&priv->card_alive, 0, sizeof(struct iwl_alive_resp));
  1515. if (priv->ibss_beacon)
  1516. dev_kfree_skb(priv->ibss_beacon);
  1517. priv->ibss_beacon = NULL;
  1518. /* clear out any free frames */
  1519. iwl_clear_free_frames(priv);
  1520. }
  1521. static void iwl_down(struct iwl_priv *priv)
  1522. {
  1523. mutex_lock(&priv->mutex);
  1524. __iwl_down(priv);
  1525. mutex_unlock(&priv->mutex);
  1526. iwl_cancel_deferred_work(priv);
  1527. }
  1528. #define MAX_HW_RESTARTS 5
  1529. static int __iwl_up(struct iwl_priv *priv)
  1530. {
  1531. int i;
  1532. int ret;
  1533. if (test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  1534. IWL_WARN(priv, "Exit pending; will not bring the NIC up\n");
  1535. return -EIO;
  1536. }
  1537. if (!priv->ucode_data_backup.v_addr || !priv->ucode_data.v_addr) {
  1538. IWL_ERR(priv, "ucode not available for device bringup\n");
  1539. return -EIO;
  1540. }
  1541. /* If platform's RF_KILL switch is NOT set to KILL */
  1542. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  1543. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  1544. else
  1545. set_bit(STATUS_RF_KILL_HW, &priv->status);
  1546. if (iwl_is_rfkill(priv)) {
  1547. iwl_enable_interrupts(priv);
  1548. IWL_WARN(priv, "Radio disabled by %s RF Kill switch\n",
  1549. test_bit(STATUS_RF_KILL_HW, &priv->status) ? "HW" : "SW");
  1550. return 0;
  1551. }
  1552. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1553. ret = iwl_hw_nic_init(priv);
  1554. if (ret) {
  1555. IWL_ERR(priv, "Unable to init nic\n");
  1556. return ret;
  1557. }
  1558. /* make sure rfkill handshake bits are cleared */
  1559. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1560. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  1561. CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED);
  1562. /* clear (again), then enable host interrupts */
  1563. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1564. iwl_enable_interrupts(priv);
  1565. /* really make sure rfkill handshake bits are cleared */
  1566. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1567. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR, CSR_UCODE_SW_BIT_RFKILL);
  1568. /* Copy original ucode data image from disk into backup cache.
  1569. * This will be used to initialize the on-board processor's
  1570. * data SRAM for a clean start when the runtime program first loads. */
  1571. memcpy(priv->ucode_data_backup.v_addr, priv->ucode_data.v_addr,
  1572. priv->ucode_data.len);
  1573. for (i = 0; i < MAX_HW_RESTARTS; i++) {
  1574. iwl_clear_stations_table(priv);
  1575. /* load bootstrap state machine,
  1576. * load bootstrap program into processor's memory,
  1577. * prepare to load the "initialize" uCode */
  1578. ret = priv->cfg->ops->lib->load_ucode(priv);
  1579. if (ret) {
  1580. IWL_ERR(priv, "Unable to set up bootstrap uCode: %d\n",
  1581. ret);
  1582. continue;
  1583. }
  1584. /* Clear out the uCode error bit if it is set */
  1585. clear_bit(STATUS_FW_ERROR, &priv->status);
  1586. /* start card; "initialize" will load runtime ucode */
  1587. iwl_nic_start(priv);
  1588. IWL_DEBUG_INFO(priv, DRV_NAME " is coming up\n");
  1589. return 0;
  1590. }
  1591. set_bit(STATUS_EXIT_PENDING, &priv->status);
  1592. __iwl_down(priv);
  1593. clear_bit(STATUS_EXIT_PENDING, &priv->status);
  1594. /* tried to restart and config the device for as long as our
  1595. * patience could withstand */
  1596. IWL_ERR(priv, "Unable to initialize device after %d attempts.\n", i);
  1597. return -EIO;
  1598. }
  1599. /*****************************************************************************
  1600. *
  1601. * Workqueue callbacks
  1602. *
  1603. *****************************************************************************/
  1604. static void iwl_bg_init_alive_start(struct work_struct *data)
  1605. {
  1606. struct iwl_priv *priv =
  1607. container_of(data, struct iwl_priv, init_alive_start.work);
  1608. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1609. return;
  1610. mutex_lock(&priv->mutex);
  1611. priv->cfg->ops->lib->init_alive_start(priv);
  1612. mutex_unlock(&priv->mutex);
  1613. }
  1614. static void iwl_bg_alive_start(struct work_struct *data)
  1615. {
  1616. struct iwl_priv *priv =
  1617. container_of(data, struct iwl_priv, alive_start.work);
  1618. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1619. return;
  1620. mutex_lock(&priv->mutex);
  1621. iwl_alive_start(priv);
  1622. mutex_unlock(&priv->mutex);
  1623. }
  1624. static void iwl_bg_run_time_calib_work(struct work_struct *work)
  1625. {
  1626. struct iwl_priv *priv = container_of(work, struct iwl_priv,
  1627. run_time_calib_work);
  1628. mutex_lock(&priv->mutex);
  1629. if (test_bit(STATUS_EXIT_PENDING, &priv->status) ||
  1630. test_bit(STATUS_SCANNING, &priv->status)) {
  1631. mutex_unlock(&priv->mutex);
  1632. return;
  1633. }
  1634. if (priv->start_calib) {
  1635. iwl_chain_noise_calibration(priv, &priv->statistics);
  1636. iwl_sensitivity_calibration(priv, &priv->statistics);
  1637. }
  1638. mutex_unlock(&priv->mutex);
  1639. return;
  1640. }
  1641. static void iwl_bg_up(struct work_struct *data)
  1642. {
  1643. struct iwl_priv *priv = container_of(data, struct iwl_priv, up);
  1644. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1645. return;
  1646. mutex_lock(&priv->mutex);
  1647. __iwl_up(priv);
  1648. mutex_unlock(&priv->mutex);
  1649. iwl_rfkill_set_hw_state(priv);
  1650. }
  1651. static void iwl_bg_restart(struct work_struct *data)
  1652. {
  1653. struct iwl_priv *priv = container_of(data, struct iwl_priv, restart);
  1654. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1655. return;
  1656. iwl_down(priv);
  1657. queue_work(priv->workqueue, &priv->up);
  1658. }
  1659. static void iwl_bg_rx_replenish(struct work_struct *data)
  1660. {
  1661. struct iwl_priv *priv =
  1662. container_of(data, struct iwl_priv, rx_replenish);
  1663. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1664. return;
  1665. mutex_lock(&priv->mutex);
  1666. iwl_rx_replenish(priv);
  1667. mutex_unlock(&priv->mutex);
  1668. }
  1669. #define IWL_DELAY_NEXT_SCAN (HZ*2)
  1670. static void iwl_post_associate(struct iwl_priv *priv)
  1671. {
  1672. struct ieee80211_conf *conf = NULL;
  1673. int ret = 0;
  1674. unsigned long flags;
  1675. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  1676. IWL_ERR(priv, "%s Should not be called in AP mode\n", __func__);
  1677. return;
  1678. }
  1679. IWL_DEBUG_ASSOC(priv, "Associated as %d to: %pM\n",
  1680. priv->assoc_id, priv->active_rxon.bssid_addr);
  1681. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1682. return;
  1683. if (!priv->vif || !priv->is_open)
  1684. return;
  1685. iwl_power_cancel_timeout(priv);
  1686. iwl_scan_cancel_timeout(priv, 200);
  1687. conf = ieee80211_get_hw_conf(priv->hw);
  1688. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1689. iwl_commit_rxon(priv);
  1690. iwl_setup_rxon_timing(priv);
  1691. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  1692. sizeof(priv->rxon_timing), &priv->rxon_timing);
  1693. if (ret)
  1694. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  1695. "Attempting to continue.\n");
  1696. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1697. iwl_set_rxon_ht(priv, &priv->current_ht_config);
  1698. iwl_set_rxon_chain(priv);
  1699. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  1700. IWL_DEBUG_ASSOC(priv, "assoc id %d beacon interval %d\n",
  1701. priv->assoc_id, priv->beacon_int);
  1702. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  1703. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  1704. else
  1705. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  1706. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  1707. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  1708. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  1709. else
  1710. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1711. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1712. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1713. }
  1714. iwl_commit_rxon(priv);
  1715. switch (priv->iw_mode) {
  1716. case NL80211_IFTYPE_STATION:
  1717. break;
  1718. case NL80211_IFTYPE_ADHOC:
  1719. /* assume default assoc id */
  1720. priv->assoc_id = 1;
  1721. iwl_rxon_add_station(priv, priv->bssid, 0);
  1722. iwl_send_beacon_cmd(priv);
  1723. break;
  1724. default:
  1725. IWL_ERR(priv, "%s Should not be called in %d mode\n",
  1726. __func__, priv->iw_mode);
  1727. break;
  1728. }
  1729. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1730. priv->assoc_station_added = 1;
  1731. spin_lock_irqsave(&priv->lock, flags);
  1732. iwl_activate_qos(priv, 0);
  1733. spin_unlock_irqrestore(&priv->lock, flags);
  1734. /* the chain noise calibration will enabled PM upon completion
  1735. * If chain noise has already been run, then we need to enable
  1736. * power management here */
  1737. if (priv->chain_noise_data.state == IWL_CHAIN_NOISE_DONE)
  1738. iwl_power_enable_management(priv);
  1739. /* Enable Rx differential gain and sensitivity calibrations */
  1740. iwl_chain_noise_reset(priv);
  1741. priv->start_calib = 1;
  1742. }
  1743. /*****************************************************************************
  1744. *
  1745. * mac80211 entry point functions
  1746. *
  1747. *****************************************************************************/
  1748. #define UCODE_READY_TIMEOUT (4 * HZ)
  1749. static int iwl_mac_start(struct ieee80211_hw *hw)
  1750. {
  1751. struct iwl_priv *priv = hw->priv;
  1752. int ret;
  1753. IWL_DEBUG_MAC80211(priv, "enter\n");
  1754. /* we should be verifying the device is ready to be opened */
  1755. mutex_lock(&priv->mutex);
  1756. memset(&priv->staging_rxon, 0, sizeof(struct iwl_rxon_cmd));
  1757. /* fetch ucode file from disk, alloc and copy to bus-master buffers ...
  1758. * ucode filename and max sizes are card-specific. */
  1759. if (!priv->ucode_code.len) {
  1760. ret = iwl_read_ucode(priv);
  1761. if (ret) {
  1762. IWL_ERR(priv, "Could not read microcode: %d\n", ret);
  1763. mutex_unlock(&priv->mutex);
  1764. return ret;
  1765. }
  1766. }
  1767. ret = __iwl_up(priv);
  1768. mutex_unlock(&priv->mutex);
  1769. iwl_rfkill_set_hw_state(priv);
  1770. if (ret)
  1771. return ret;
  1772. if (iwl_is_rfkill(priv))
  1773. goto out;
  1774. IWL_DEBUG_INFO(priv, "Start UP work done.\n");
  1775. if (test_bit(STATUS_IN_SUSPEND, &priv->status))
  1776. return 0;
  1777. /* Wait for START_ALIVE from Run Time ucode. Otherwise callbacks from
  1778. * mac80211 will not be run successfully. */
  1779. ret = wait_event_interruptible_timeout(priv->wait_command_queue,
  1780. test_bit(STATUS_READY, &priv->status),
  1781. UCODE_READY_TIMEOUT);
  1782. if (!ret) {
  1783. if (!test_bit(STATUS_READY, &priv->status)) {
  1784. IWL_ERR(priv, "START_ALIVE timeout after %dms.\n",
  1785. jiffies_to_msecs(UCODE_READY_TIMEOUT));
  1786. return -ETIMEDOUT;
  1787. }
  1788. }
  1789. out:
  1790. priv->is_open = 1;
  1791. IWL_DEBUG_MAC80211(priv, "leave\n");
  1792. return 0;
  1793. }
  1794. static void iwl_mac_stop(struct ieee80211_hw *hw)
  1795. {
  1796. struct iwl_priv *priv = hw->priv;
  1797. IWL_DEBUG_MAC80211(priv, "enter\n");
  1798. if (!priv->is_open) {
  1799. IWL_DEBUG_MAC80211(priv, "leave - skip\n");
  1800. return;
  1801. }
  1802. priv->is_open = 0;
  1803. if (iwl_is_ready_rf(priv)) {
  1804. /* stop mac, cancel any scan request and clear
  1805. * RXON_FILTER_ASSOC_MSK BIT
  1806. */
  1807. mutex_lock(&priv->mutex);
  1808. iwl_scan_cancel_timeout(priv, 100);
  1809. mutex_unlock(&priv->mutex);
  1810. }
  1811. iwl_down(priv);
  1812. flush_workqueue(priv->workqueue);
  1813. /* enable interrupts again in order to receive rfkill changes */
  1814. iwl_write32(priv, CSR_INT, 0xFFFFFFFF);
  1815. iwl_enable_interrupts(priv);
  1816. IWL_DEBUG_MAC80211(priv, "leave\n");
  1817. }
  1818. static int iwl_mac_tx(struct ieee80211_hw *hw, struct sk_buff *skb)
  1819. {
  1820. struct iwl_priv *priv = hw->priv;
  1821. IWL_DEBUG_MACDUMP(priv, "enter\n");
  1822. IWL_DEBUG_TX(priv, "dev->xmit(%d bytes) at rate 0x%02x\n", skb->len,
  1823. ieee80211_get_tx_rate(hw, IEEE80211_SKB_CB(skb))->bitrate);
  1824. if (iwl_tx_skb(priv, skb))
  1825. dev_kfree_skb_any(skb);
  1826. IWL_DEBUG_MACDUMP(priv, "leave\n");
  1827. return NETDEV_TX_OK;
  1828. }
  1829. static int iwl_mac_add_interface(struct ieee80211_hw *hw,
  1830. struct ieee80211_if_init_conf *conf)
  1831. {
  1832. struct iwl_priv *priv = hw->priv;
  1833. unsigned long flags;
  1834. IWL_DEBUG_MAC80211(priv, "enter: type %d\n", conf->type);
  1835. if (priv->vif) {
  1836. IWL_DEBUG_MAC80211(priv, "leave - vif != NULL\n");
  1837. return -EOPNOTSUPP;
  1838. }
  1839. spin_lock_irqsave(&priv->lock, flags);
  1840. priv->vif = conf->vif;
  1841. priv->iw_mode = conf->type;
  1842. spin_unlock_irqrestore(&priv->lock, flags);
  1843. mutex_lock(&priv->mutex);
  1844. if (conf->mac_addr) {
  1845. IWL_DEBUG_MAC80211(priv, "Set %pM\n", conf->mac_addr);
  1846. memcpy(priv->mac_addr, conf->mac_addr, ETH_ALEN);
  1847. }
  1848. if (iwl_set_mode(priv, conf->type) == -EAGAIN)
  1849. /* we are not ready, will run again when ready */
  1850. set_bit(STATUS_MODE_PENDING, &priv->status);
  1851. mutex_unlock(&priv->mutex);
  1852. IWL_DEBUG_MAC80211(priv, "leave\n");
  1853. return 0;
  1854. }
  1855. /**
  1856. * iwl_mac_config - mac80211 config callback
  1857. *
  1858. * We ignore conf->flags & IEEE80211_CONF_SHORT_SLOT_TIME since it seems to
  1859. * be set inappropriately and the driver currently sets the hardware up to
  1860. * use it whenever needed.
  1861. */
  1862. static int iwl_mac_config(struct ieee80211_hw *hw, u32 changed)
  1863. {
  1864. struct iwl_priv *priv = hw->priv;
  1865. const struct iwl_channel_info *ch_info;
  1866. struct ieee80211_conf *conf = &hw->conf;
  1867. unsigned long flags;
  1868. int ret = 0;
  1869. u16 channel;
  1870. mutex_lock(&priv->mutex);
  1871. IWL_DEBUG_MAC80211(priv, "enter to channel %d\n", conf->channel->hw_value);
  1872. priv->current_ht_config.is_ht = conf_is_ht(conf);
  1873. if (conf->radio_enabled && iwl_radio_kill_sw_enable_radio(priv)) {
  1874. IWL_DEBUG_MAC80211(priv, "leave - RF-KILL - waiting for uCode\n");
  1875. goto out;
  1876. }
  1877. if (!conf->radio_enabled)
  1878. iwl_radio_kill_sw_disable_radio(priv);
  1879. if (!iwl_is_ready(priv)) {
  1880. IWL_DEBUG_MAC80211(priv, "leave - not ready\n");
  1881. ret = -EIO;
  1882. goto out;
  1883. }
  1884. if (unlikely(!priv->cfg->mod_params->disable_hw_scan &&
  1885. test_bit(STATUS_SCANNING, &priv->status))) {
  1886. IWL_DEBUG_MAC80211(priv, "leave - scanning\n");
  1887. mutex_unlock(&priv->mutex);
  1888. return 0;
  1889. }
  1890. channel = ieee80211_frequency_to_channel(conf->channel->center_freq);
  1891. ch_info = iwl_get_channel_info(priv, conf->channel->band, channel);
  1892. if (!is_channel_valid(ch_info)) {
  1893. IWL_DEBUG_MAC80211(priv, "leave - invalid channel\n");
  1894. ret = -EINVAL;
  1895. goto out;
  1896. }
  1897. if (priv->iw_mode == NL80211_IFTYPE_ADHOC &&
  1898. !is_channel_ibss(ch_info)) {
  1899. IWL_ERR(priv, "channel %d in band %d not IBSS channel\n",
  1900. conf->channel->hw_value, conf->channel->band);
  1901. ret = -EINVAL;
  1902. goto out;
  1903. }
  1904. spin_lock_irqsave(&priv->lock, flags);
  1905. /* if we are switching from ht to 2.4 clear flags
  1906. * from any ht related info since 2.4 does not
  1907. * support ht */
  1908. if ((le16_to_cpu(priv->staging_rxon.channel) != channel)
  1909. #ifdef IEEE80211_CONF_CHANNEL_SWITCH
  1910. && !(conf->flags & IEEE80211_CONF_CHANNEL_SWITCH)
  1911. #endif
  1912. )
  1913. priv->staging_rxon.flags = 0;
  1914. iwl_set_rxon_channel(priv, conf->channel);
  1915. iwl_set_flags_for_band(priv, conf->channel->band);
  1916. /* The list of supported rates and rate mask can be different
  1917. * for each band; since the band may have changed, reset
  1918. * the rate mask to what mac80211 lists */
  1919. iwl_set_rate(priv);
  1920. spin_unlock_irqrestore(&priv->lock, flags);
  1921. #ifdef IEEE80211_CONF_CHANNEL_SWITCH
  1922. if (conf->flags & IEEE80211_CONF_CHANNEL_SWITCH) {
  1923. iwl_hw_channel_switch(priv, conf->channel);
  1924. goto out;
  1925. }
  1926. #endif
  1927. if (!conf->radio_enabled) {
  1928. IWL_DEBUG_MAC80211(priv, "leave - radio disabled\n");
  1929. goto out;
  1930. }
  1931. if (iwl_is_rfkill(priv)) {
  1932. IWL_DEBUG_MAC80211(priv, "leave - RF kill\n");
  1933. ret = -EIO;
  1934. goto out;
  1935. }
  1936. if (conf->flags & IEEE80211_CONF_PS)
  1937. ret = iwl_power_set_user_mode(priv, IWL_POWER_INDEX_3);
  1938. else
  1939. ret = iwl_power_set_user_mode(priv, IWL_POWER_MODE_CAM);
  1940. if (ret)
  1941. IWL_DEBUG_MAC80211(priv, "Error setting power level\n");
  1942. IWL_DEBUG_MAC80211(priv, "TX Power old=%d new=%d\n",
  1943. priv->tx_power_user_lmt, conf->power_level);
  1944. iwl_set_tx_power(priv, conf->power_level, false);
  1945. iwl_set_rate(priv);
  1946. /* call to ensure that 4965 rx_chain is set properly in monitor mode */
  1947. iwl_set_rxon_chain(priv);
  1948. if (memcmp(&priv->active_rxon,
  1949. &priv->staging_rxon, sizeof(priv->staging_rxon)))
  1950. iwl_commit_rxon(priv);
  1951. else
  1952. IWL_DEBUG_INFO(priv, "No re-sending same RXON configuration.\n");
  1953. IWL_DEBUG_MAC80211(priv, "leave\n");
  1954. out:
  1955. mutex_unlock(&priv->mutex);
  1956. return ret;
  1957. }
  1958. static void iwl_config_ap(struct iwl_priv *priv)
  1959. {
  1960. int ret = 0;
  1961. unsigned long flags;
  1962. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  1963. return;
  1964. /* The following should be done only at AP bring up */
  1965. if (!iwl_is_associated(priv)) {
  1966. /* RXON - unassoc (to set timing command) */
  1967. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1968. iwl_commit_rxon(priv);
  1969. /* RXON Timing */
  1970. iwl_setup_rxon_timing(priv);
  1971. ret = iwl_send_cmd_pdu(priv, REPLY_RXON_TIMING,
  1972. sizeof(priv->rxon_timing), &priv->rxon_timing);
  1973. if (ret)
  1974. IWL_WARN(priv, "REPLY_RXON_TIMING failed - "
  1975. "Attempting to continue.\n");
  1976. iwl_set_rxon_chain(priv);
  1977. /* FIXME: what should be the assoc_id for AP? */
  1978. priv->staging_rxon.assoc_id = cpu_to_le16(priv->assoc_id);
  1979. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_PREAMBLE)
  1980. priv->staging_rxon.flags |=
  1981. RXON_FLG_SHORT_PREAMBLE_MSK;
  1982. else
  1983. priv->staging_rxon.flags &=
  1984. ~RXON_FLG_SHORT_PREAMBLE_MSK;
  1985. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) {
  1986. if (priv->assoc_capability &
  1987. WLAN_CAPABILITY_SHORT_SLOT_TIME)
  1988. priv->staging_rxon.flags |=
  1989. RXON_FLG_SHORT_SLOT_MSK;
  1990. else
  1991. priv->staging_rxon.flags &=
  1992. ~RXON_FLG_SHORT_SLOT_MSK;
  1993. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1994. priv->staging_rxon.flags &=
  1995. ~RXON_FLG_SHORT_SLOT_MSK;
  1996. }
  1997. /* restore RXON assoc */
  1998. priv->staging_rxon.filter_flags |= RXON_FILTER_ASSOC_MSK;
  1999. iwl_commit_rxon(priv);
  2000. spin_lock_irqsave(&priv->lock, flags);
  2001. iwl_activate_qos(priv, 1);
  2002. spin_unlock_irqrestore(&priv->lock, flags);
  2003. iwl_rxon_add_station(priv, iwl_bcast_addr, 0);
  2004. }
  2005. iwl_send_beacon_cmd(priv);
  2006. /* FIXME - we need to add code here to detect a totally new
  2007. * configuration, reset the AP, unassoc, rxon timing, assoc,
  2008. * clear sta table, add BCAST sta... */
  2009. }
  2010. static int iwl_mac_config_interface(struct ieee80211_hw *hw,
  2011. struct ieee80211_vif *vif,
  2012. struct ieee80211_if_conf *conf)
  2013. {
  2014. struct iwl_priv *priv = hw->priv;
  2015. int rc;
  2016. if (conf == NULL)
  2017. return -EIO;
  2018. if (priv->vif != vif) {
  2019. IWL_DEBUG_MAC80211(priv, "leave - priv->vif != vif\n");
  2020. return 0;
  2021. }
  2022. if (priv->iw_mode == NL80211_IFTYPE_ADHOC &&
  2023. conf->changed & IEEE80211_IFCC_BEACON) {
  2024. struct sk_buff *beacon = ieee80211_beacon_get(hw, vif);
  2025. if (!beacon)
  2026. return -ENOMEM;
  2027. mutex_lock(&priv->mutex);
  2028. rc = iwl_mac_beacon_update(hw, beacon);
  2029. mutex_unlock(&priv->mutex);
  2030. if (rc)
  2031. return rc;
  2032. }
  2033. if (!iwl_is_alive(priv))
  2034. return -EAGAIN;
  2035. mutex_lock(&priv->mutex);
  2036. if (conf->bssid)
  2037. IWL_DEBUG_MAC80211(priv, "bssid: %pM\n", conf->bssid);
  2038. /*
  2039. * very dubious code was here; the probe filtering flag is never set:
  2040. *
  2041. if (unlikely(test_bit(STATUS_SCANNING, &priv->status)) &&
  2042. !(priv->hw->flags & IEEE80211_HW_NO_PROBE_FILTERING)) {
  2043. */
  2044. if (priv->iw_mode == NL80211_IFTYPE_AP) {
  2045. if (!conf->bssid) {
  2046. conf->bssid = priv->mac_addr;
  2047. memcpy(priv->bssid, priv->mac_addr, ETH_ALEN);
  2048. IWL_DEBUG_MAC80211(priv, "bssid was set to: %pM\n",
  2049. conf->bssid);
  2050. }
  2051. if (priv->ibss_beacon)
  2052. dev_kfree_skb(priv->ibss_beacon);
  2053. priv->ibss_beacon = ieee80211_beacon_get(hw, vif);
  2054. }
  2055. if (iwl_is_rfkill(priv))
  2056. goto done;
  2057. if (conf->bssid && !is_zero_ether_addr(conf->bssid) &&
  2058. !is_multicast_ether_addr(conf->bssid)) {
  2059. /* If there is currently a HW scan going on in the background
  2060. * then we need to cancel it else the RXON below will fail. */
  2061. if (iwl_scan_cancel_timeout(priv, 100)) {
  2062. IWL_WARN(priv, "Aborted scan still in progress "
  2063. "after 100ms\n");
  2064. IWL_DEBUG_MAC80211(priv, "leaving - scan abort failed.\n");
  2065. mutex_unlock(&priv->mutex);
  2066. return -EAGAIN;
  2067. }
  2068. memcpy(priv->staging_rxon.bssid_addr, conf->bssid, ETH_ALEN);
  2069. /* TODO: Audit driver for usage of these members and see
  2070. * if mac80211 deprecates them (priv->bssid looks like it
  2071. * shouldn't be there, but I haven't scanned the IBSS code
  2072. * to verify) - jpk */
  2073. memcpy(priv->bssid, conf->bssid, ETH_ALEN);
  2074. if (priv->iw_mode == NL80211_IFTYPE_AP)
  2075. iwl_config_ap(priv);
  2076. else {
  2077. rc = iwl_commit_rxon(priv);
  2078. if ((priv->iw_mode == NL80211_IFTYPE_STATION) && rc)
  2079. iwl_rxon_add_station(
  2080. priv, priv->active_rxon.bssid_addr, 1);
  2081. }
  2082. } else {
  2083. iwl_scan_cancel_timeout(priv, 100);
  2084. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2085. iwl_commit_rxon(priv);
  2086. }
  2087. done:
  2088. IWL_DEBUG_MAC80211(priv, "leave\n");
  2089. mutex_unlock(&priv->mutex);
  2090. return 0;
  2091. }
  2092. static void iwl_mac_remove_interface(struct ieee80211_hw *hw,
  2093. struct ieee80211_if_init_conf *conf)
  2094. {
  2095. struct iwl_priv *priv = hw->priv;
  2096. IWL_DEBUG_MAC80211(priv, "enter\n");
  2097. mutex_lock(&priv->mutex);
  2098. if (iwl_is_ready_rf(priv)) {
  2099. iwl_scan_cancel_timeout(priv, 100);
  2100. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2101. iwl_commit_rxon(priv);
  2102. }
  2103. if (priv->vif == conf->vif) {
  2104. priv->vif = NULL;
  2105. memset(priv->bssid, 0, ETH_ALEN);
  2106. }
  2107. mutex_unlock(&priv->mutex);
  2108. IWL_DEBUG_MAC80211(priv, "leave\n");
  2109. }
  2110. #define IWL_DELAY_NEXT_SCAN_AFTER_ASSOC (HZ*6)
  2111. static void iwl_bss_info_changed(struct ieee80211_hw *hw,
  2112. struct ieee80211_vif *vif,
  2113. struct ieee80211_bss_conf *bss_conf,
  2114. u32 changes)
  2115. {
  2116. struct iwl_priv *priv = hw->priv;
  2117. IWL_DEBUG_MAC80211(priv, "changes = 0x%X\n", changes);
  2118. if (changes & BSS_CHANGED_ERP_PREAMBLE) {
  2119. IWL_DEBUG_MAC80211(priv, "ERP_PREAMBLE %d\n",
  2120. bss_conf->use_short_preamble);
  2121. if (bss_conf->use_short_preamble)
  2122. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  2123. else
  2124. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  2125. }
  2126. if (changes & BSS_CHANGED_ERP_CTS_PROT) {
  2127. IWL_DEBUG_MAC80211(priv, "ERP_CTS %d\n", bss_conf->use_cts_prot);
  2128. if (bss_conf->use_cts_prot && (priv->band != IEEE80211_BAND_5GHZ))
  2129. priv->staging_rxon.flags |= RXON_FLG_TGG_PROTECT_MSK;
  2130. else
  2131. priv->staging_rxon.flags &= ~RXON_FLG_TGG_PROTECT_MSK;
  2132. }
  2133. if (changes & BSS_CHANGED_HT) {
  2134. iwl_ht_conf(priv, bss_conf);
  2135. iwl_set_rxon_chain(priv);
  2136. }
  2137. if (changes & BSS_CHANGED_ASSOC) {
  2138. IWL_DEBUG_MAC80211(priv, "ASSOC %d\n", bss_conf->assoc);
  2139. /* This should never happen as this function should
  2140. * never be called from interrupt context. */
  2141. if (WARN_ON_ONCE(in_interrupt()))
  2142. return;
  2143. if (bss_conf->assoc) {
  2144. priv->assoc_id = bss_conf->aid;
  2145. priv->beacon_int = bss_conf->beacon_int;
  2146. priv->power_data.dtim_period = bss_conf->dtim_period;
  2147. priv->timestamp = bss_conf->timestamp;
  2148. priv->assoc_capability = bss_conf->assoc_capability;
  2149. /* we have just associated, don't start scan too early
  2150. * leave time for EAPOL exchange to complete
  2151. */
  2152. priv->next_scan_jiffies = jiffies +
  2153. IWL_DELAY_NEXT_SCAN_AFTER_ASSOC;
  2154. mutex_lock(&priv->mutex);
  2155. iwl_post_associate(priv);
  2156. mutex_unlock(&priv->mutex);
  2157. } else {
  2158. priv->assoc_id = 0;
  2159. IWL_DEBUG_MAC80211(priv, "DISASSOC %d\n", bss_conf->assoc);
  2160. }
  2161. } else if (changes && iwl_is_associated(priv) && priv->assoc_id) {
  2162. IWL_DEBUG_MAC80211(priv, "Associated Changes %d\n", changes);
  2163. iwl_send_rxon_assoc(priv);
  2164. }
  2165. }
  2166. static int iwl_mac_hw_scan(struct ieee80211_hw *hw,
  2167. struct cfg80211_scan_request *req)
  2168. {
  2169. unsigned long flags;
  2170. struct iwl_priv *priv = hw->priv;
  2171. int ret;
  2172. u8 *ssid = NULL;
  2173. size_t ssid_len = 0;
  2174. if (req->n_ssids) {
  2175. ssid = req->ssids[0].ssid;
  2176. ssid_len = req->ssids[0].ssid_len;
  2177. }
  2178. IWL_DEBUG_MAC80211(priv, "enter\n");
  2179. mutex_lock(&priv->mutex);
  2180. spin_lock_irqsave(&priv->lock, flags);
  2181. if (!iwl_is_ready_rf(priv)) {
  2182. ret = -EIO;
  2183. IWL_DEBUG_MAC80211(priv, "leave - not ready or exit pending\n");
  2184. goto out_unlock;
  2185. }
  2186. /* We don't schedule scan within next_scan_jiffies period.
  2187. * Avoid scanning during possible EAPOL exchange, return
  2188. * success immediately.
  2189. */
  2190. if (priv->next_scan_jiffies &&
  2191. time_after(priv->next_scan_jiffies, jiffies)) {
  2192. IWL_DEBUG_SCAN(priv, "scan rejected: within next scan period\n");
  2193. queue_work(priv->workqueue, &priv->scan_completed);
  2194. ret = 0;
  2195. goto out_unlock;
  2196. }
  2197. /* if we just finished scan ask for delay */
  2198. if (iwl_is_associated(priv) && priv->last_scan_jiffies &&
  2199. time_after(priv->last_scan_jiffies + IWL_DELAY_NEXT_SCAN, jiffies)) {
  2200. IWL_DEBUG_SCAN(priv, "scan rejected: within previous scan period\n");
  2201. queue_work(priv->workqueue, &priv->scan_completed);
  2202. ret = 0;
  2203. goto out_unlock;
  2204. }
  2205. if (ssid_len) {
  2206. priv->one_direct_scan = 1;
  2207. priv->direct_ssid_len = ssid_len;
  2208. memcpy(priv->direct_ssid, ssid, priv->direct_ssid_len);
  2209. } else {
  2210. priv->one_direct_scan = 0;
  2211. }
  2212. ret = iwl_scan_initiate(priv);
  2213. IWL_DEBUG_MAC80211(priv, "leave\n");
  2214. out_unlock:
  2215. spin_unlock_irqrestore(&priv->lock, flags);
  2216. mutex_unlock(&priv->mutex);
  2217. return ret;
  2218. }
  2219. static void iwl_mac_update_tkip_key(struct ieee80211_hw *hw,
  2220. struct ieee80211_key_conf *keyconf, const u8 *addr,
  2221. u32 iv32, u16 *phase1key)
  2222. {
  2223. struct iwl_priv *priv = hw->priv;
  2224. IWL_DEBUG_MAC80211(priv, "enter\n");
  2225. iwl_update_tkip_key(priv, keyconf, addr, iv32, phase1key);
  2226. IWL_DEBUG_MAC80211(priv, "leave\n");
  2227. }
  2228. static int iwl_mac_set_key(struct ieee80211_hw *hw, enum set_key_cmd cmd,
  2229. struct ieee80211_vif *vif,
  2230. struct ieee80211_sta *sta,
  2231. struct ieee80211_key_conf *key)
  2232. {
  2233. struct iwl_priv *priv = hw->priv;
  2234. const u8 *addr;
  2235. int ret;
  2236. u8 sta_id;
  2237. bool is_default_wep_key = false;
  2238. IWL_DEBUG_MAC80211(priv, "enter\n");
  2239. if (priv->hw_params.sw_crypto) {
  2240. IWL_DEBUG_MAC80211(priv, "leave - hwcrypto disabled\n");
  2241. return -EOPNOTSUPP;
  2242. }
  2243. addr = sta ? sta->addr : iwl_bcast_addr;
  2244. sta_id = iwl_find_station(priv, addr);
  2245. if (sta_id == IWL_INVALID_STATION) {
  2246. IWL_DEBUG_MAC80211(priv, "leave - %pM not in station map.\n",
  2247. addr);
  2248. return -EINVAL;
  2249. }
  2250. mutex_lock(&priv->mutex);
  2251. iwl_scan_cancel_timeout(priv, 100);
  2252. mutex_unlock(&priv->mutex);
  2253. /* If we are getting WEP group key and we didn't receive any key mapping
  2254. * so far, we are in legacy wep mode (group key only), otherwise we are
  2255. * in 1X mode.
  2256. * In legacy wep mode, we use another host command to the uCode */
  2257. if (key->alg == ALG_WEP && sta_id == priv->hw_params.bcast_sta_id &&
  2258. priv->iw_mode != NL80211_IFTYPE_AP) {
  2259. if (cmd == SET_KEY)
  2260. is_default_wep_key = !priv->key_mapping_key;
  2261. else
  2262. is_default_wep_key =
  2263. (key->hw_key_idx == HW_KEY_DEFAULT);
  2264. }
  2265. switch (cmd) {
  2266. case SET_KEY:
  2267. if (is_default_wep_key)
  2268. ret = iwl_set_default_wep_key(priv, key);
  2269. else
  2270. ret = iwl_set_dynamic_key(priv, key, sta_id);
  2271. IWL_DEBUG_MAC80211(priv, "enable hwcrypto key\n");
  2272. break;
  2273. case DISABLE_KEY:
  2274. if (is_default_wep_key)
  2275. ret = iwl_remove_default_wep_key(priv, key);
  2276. else
  2277. ret = iwl_remove_dynamic_key(priv, key, sta_id);
  2278. IWL_DEBUG_MAC80211(priv, "disable hwcrypto key\n");
  2279. break;
  2280. default:
  2281. ret = -EINVAL;
  2282. }
  2283. IWL_DEBUG_MAC80211(priv, "leave\n");
  2284. return ret;
  2285. }
  2286. static int iwl_mac_conf_tx(struct ieee80211_hw *hw, u16 queue,
  2287. const struct ieee80211_tx_queue_params *params)
  2288. {
  2289. struct iwl_priv *priv = hw->priv;
  2290. unsigned long flags;
  2291. int q;
  2292. IWL_DEBUG_MAC80211(priv, "enter\n");
  2293. if (!iwl_is_ready_rf(priv)) {
  2294. IWL_DEBUG_MAC80211(priv, "leave - RF not ready\n");
  2295. return -EIO;
  2296. }
  2297. if (queue >= AC_NUM) {
  2298. IWL_DEBUG_MAC80211(priv, "leave - queue >= AC_NUM %d\n", queue);
  2299. return 0;
  2300. }
  2301. q = AC_NUM - 1 - queue;
  2302. spin_lock_irqsave(&priv->lock, flags);
  2303. priv->qos_data.def_qos_parm.ac[q].cw_min = cpu_to_le16(params->cw_min);
  2304. priv->qos_data.def_qos_parm.ac[q].cw_max = cpu_to_le16(params->cw_max);
  2305. priv->qos_data.def_qos_parm.ac[q].aifsn = params->aifs;
  2306. priv->qos_data.def_qos_parm.ac[q].edca_txop =
  2307. cpu_to_le16((params->txop * 32));
  2308. priv->qos_data.def_qos_parm.ac[q].reserved1 = 0;
  2309. priv->qos_data.qos_active = 1;
  2310. if (priv->iw_mode == NL80211_IFTYPE_AP)
  2311. iwl_activate_qos(priv, 1);
  2312. else if (priv->assoc_id && iwl_is_associated(priv))
  2313. iwl_activate_qos(priv, 0);
  2314. spin_unlock_irqrestore(&priv->lock, flags);
  2315. IWL_DEBUG_MAC80211(priv, "leave\n");
  2316. return 0;
  2317. }
  2318. static int iwl_mac_ampdu_action(struct ieee80211_hw *hw,
  2319. enum ieee80211_ampdu_mlme_action action,
  2320. struct ieee80211_sta *sta, u16 tid, u16 *ssn)
  2321. {
  2322. struct iwl_priv *priv = hw->priv;
  2323. IWL_DEBUG_HT(priv, "A-MPDU action on addr %pM tid %d\n",
  2324. sta->addr, tid);
  2325. if (!(priv->cfg->sku & IWL_SKU_N))
  2326. return -EACCES;
  2327. switch (action) {
  2328. case IEEE80211_AMPDU_RX_START:
  2329. IWL_DEBUG_HT(priv, "start Rx\n");
  2330. return iwl_sta_rx_agg_start(priv, sta->addr, tid, *ssn);
  2331. case IEEE80211_AMPDU_RX_STOP:
  2332. IWL_DEBUG_HT(priv, "stop Rx\n");
  2333. return iwl_sta_rx_agg_stop(priv, sta->addr, tid);
  2334. case IEEE80211_AMPDU_TX_START:
  2335. IWL_DEBUG_HT(priv, "start Tx\n");
  2336. return iwl_tx_agg_start(priv, sta->addr, tid, ssn);
  2337. case IEEE80211_AMPDU_TX_STOP:
  2338. IWL_DEBUG_HT(priv, "stop Tx\n");
  2339. return iwl_tx_agg_stop(priv, sta->addr, tid);
  2340. default:
  2341. IWL_DEBUG_HT(priv, "unknown\n");
  2342. return -EINVAL;
  2343. break;
  2344. }
  2345. return 0;
  2346. }
  2347. static int iwl_mac_get_tx_stats(struct ieee80211_hw *hw,
  2348. struct ieee80211_tx_queue_stats *stats)
  2349. {
  2350. struct iwl_priv *priv = hw->priv;
  2351. int i, avail;
  2352. struct iwl_tx_queue *txq;
  2353. struct iwl_queue *q;
  2354. unsigned long flags;
  2355. IWL_DEBUG_MAC80211(priv, "enter\n");
  2356. if (!iwl_is_ready_rf(priv)) {
  2357. IWL_DEBUG_MAC80211(priv, "leave - RF not ready\n");
  2358. return -EIO;
  2359. }
  2360. spin_lock_irqsave(&priv->lock, flags);
  2361. for (i = 0; i < AC_NUM; i++) {
  2362. txq = &priv->txq[i];
  2363. q = &txq->q;
  2364. avail = iwl_queue_space(q);
  2365. stats[i].len = q->n_window - avail;
  2366. stats[i].limit = q->n_window - q->high_mark;
  2367. stats[i].count = q->n_window;
  2368. }
  2369. spin_unlock_irqrestore(&priv->lock, flags);
  2370. IWL_DEBUG_MAC80211(priv, "leave\n");
  2371. return 0;
  2372. }
  2373. static int iwl_mac_get_stats(struct ieee80211_hw *hw,
  2374. struct ieee80211_low_level_stats *stats)
  2375. {
  2376. struct iwl_priv *priv = hw->priv;
  2377. priv = hw->priv;
  2378. IWL_DEBUG_MAC80211(priv, "enter\n");
  2379. IWL_DEBUG_MAC80211(priv, "leave\n");
  2380. return 0;
  2381. }
  2382. static void iwl_mac_reset_tsf(struct ieee80211_hw *hw)
  2383. {
  2384. struct iwl_priv *priv = hw->priv;
  2385. unsigned long flags;
  2386. mutex_lock(&priv->mutex);
  2387. IWL_DEBUG_MAC80211(priv, "enter\n");
  2388. spin_lock_irqsave(&priv->lock, flags);
  2389. memset(&priv->current_ht_config, 0, sizeof(struct iwl_ht_info));
  2390. spin_unlock_irqrestore(&priv->lock, flags);
  2391. iwl_reset_qos(priv);
  2392. spin_lock_irqsave(&priv->lock, flags);
  2393. priv->assoc_id = 0;
  2394. priv->assoc_capability = 0;
  2395. priv->assoc_station_added = 0;
  2396. /* new association get rid of ibss beacon skb */
  2397. if (priv->ibss_beacon)
  2398. dev_kfree_skb(priv->ibss_beacon);
  2399. priv->ibss_beacon = NULL;
  2400. priv->beacon_int = priv->hw->conf.beacon_int;
  2401. priv->timestamp = 0;
  2402. if ((priv->iw_mode == NL80211_IFTYPE_STATION))
  2403. priv->beacon_int = 0;
  2404. spin_unlock_irqrestore(&priv->lock, flags);
  2405. if (!iwl_is_ready_rf(priv)) {
  2406. IWL_DEBUG_MAC80211(priv, "leave - not ready\n");
  2407. mutex_unlock(&priv->mutex);
  2408. return;
  2409. }
  2410. /* we are restarting association process
  2411. * clear RXON_FILTER_ASSOC_MSK bit
  2412. */
  2413. if (priv->iw_mode != NL80211_IFTYPE_AP) {
  2414. iwl_scan_cancel_timeout(priv, 100);
  2415. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2416. iwl_commit_rxon(priv);
  2417. }
  2418. iwl_power_update_mode(priv, 0);
  2419. /* Per mac80211.h: This is only used in IBSS mode... */
  2420. if (priv->iw_mode != NL80211_IFTYPE_ADHOC) {
  2421. /* switch to CAM during association period.
  2422. * the ucode will block any association/authentication
  2423. * frome during assiciation period if it can not hear
  2424. * the AP because of PM. the timer enable PM back is
  2425. * association do not complete
  2426. */
  2427. if (priv->hw->conf.channel->flags & (IEEE80211_CHAN_PASSIVE_SCAN |
  2428. IEEE80211_CHAN_RADAR))
  2429. iwl_power_disable_management(priv, 3000);
  2430. IWL_DEBUG_MAC80211(priv, "leave - not in IBSS\n");
  2431. mutex_unlock(&priv->mutex);
  2432. return;
  2433. }
  2434. iwl_set_rate(priv);
  2435. mutex_unlock(&priv->mutex);
  2436. IWL_DEBUG_MAC80211(priv, "leave\n");
  2437. }
  2438. static int iwl_mac_beacon_update(struct ieee80211_hw *hw, struct sk_buff *skb)
  2439. {
  2440. struct iwl_priv *priv = hw->priv;
  2441. unsigned long flags;
  2442. __le64 timestamp;
  2443. IWL_DEBUG_MAC80211(priv, "enter\n");
  2444. if (!iwl_is_ready_rf(priv)) {
  2445. IWL_DEBUG_MAC80211(priv, "leave - RF not ready\n");
  2446. return -EIO;
  2447. }
  2448. if (priv->iw_mode != NL80211_IFTYPE_ADHOC) {
  2449. IWL_DEBUG_MAC80211(priv, "leave - not IBSS\n");
  2450. return -EIO;
  2451. }
  2452. spin_lock_irqsave(&priv->lock, flags);
  2453. if (priv->ibss_beacon)
  2454. dev_kfree_skb(priv->ibss_beacon);
  2455. priv->ibss_beacon = skb;
  2456. priv->assoc_id = 0;
  2457. timestamp = ((struct ieee80211_mgmt *)skb->data)->u.beacon.timestamp;
  2458. priv->timestamp = le64_to_cpu(timestamp);
  2459. IWL_DEBUG_MAC80211(priv, "leave\n");
  2460. spin_unlock_irqrestore(&priv->lock, flags);
  2461. iwl_reset_qos(priv);
  2462. iwl_post_associate(priv);
  2463. return 0;
  2464. }
  2465. /*****************************************************************************
  2466. *
  2467. * sysfs attributes
  2468. *
  2469. *****************************************************************************/
  2470. #ifdef CONFIG_IWLWIFI_DEBUG
  2471. /*
  2472. * The following adds a new attribute to the sysfs representation
  2473. * of this device driver (i.e. a new file in /sys/class/net/wlan0/device/)
  2474. * used for controlling the debug level.
  2475. *
  2476. * See the level definitions in iwl for details.
  2477. */
  2478. static ssize_t show_debug_level(struct device *d,
  2479. struct device_attribute *attr, char *buf)
  2480. {
  2481. struct iwl_priv *priv = d->driver_data;
  2482. return sprintf(buf, "0x%08X\n", priv->debug_level);
  2483. }
  2484. static ssize_t store_debug_level(struct device *d,
  2485. struct device_attribute *attr,
  2486. const char *buf, size_t count)
  2487. {
  2488. struct iwl_priv *priv = d->driver_data;
  2489. unsigned long val;
  2490. int ret;
  2491. ret = strict_strtoul(buf, 0, &val);
  2492. if (ret)
  2493. IWL_ERR(priv, "%s is not in hex or decimal form.\n", buf);
  2494. else
  2495. priv->debug_level = val;
  2496. return strnlen(buf, count);
  2497. }
  2498. static DEVICE_ATTR(debug_level, S_IWUSR | S_IRUGO,
  2499. show_debug_level, store_debug_level);
  2500. #endif /* CONFIG_IWLWIFI_DEBUG */
  2501. static ssize_t show_version(struct device *d,
  2502. struct device_attribute *attr, char *buf)
  2503. {
  2504. struct iwl_priv *priv = d->driver_data;
  2505. struct iwl_alive_resp *palive = &priv->card_alive;
  2506. ssize_t pos = 0;
  2507. u16 eeprom_ver;
  2508. if (palive->is_valid)
  2509. pos += sprintf(buf + pos,
  2510. "fw version: 0x%01X.0x%01X.0x%01X.0x%01X\n"
  2511. "fw type: 0x%01X 0x%01X\n",
  2512. palive->ucode_major, palive->ucode_minor,
  2513. palive->sw_rev[0], palive->sw_rev[1],
  2514. palive->ver_type, palive->ver_subtype);
  2515. else
  2516. pos += sprintf(buf + pos, "fw not loaded\n");
  2517. if (priv->eeprom) {
  2518. eeprom_ver = iwl_eeprom_query16(priv, EEPROM_VERSION);
  2519. pos += sprintf(buf + pos, "EEPROM version: 0x%x\n",
  2520. eeprom_ver);
  2521. } else {
  2522. pos += sprintf(buf + pos, "EEPROM not initialzed\n");
  2523. }
  2524. return pos;
  2525. }
  2526. static DEVICE_ATTR(version, S_IWUSR | S_IRUGO, show_version, NULL);
  2527. static ssize_t show_temperature(struct device *d,
  2528. struct device_attribute *attr, char *buf)
  2529. {
  2530. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2531. if (!iwl_is_alive(priv))
  2532. return -EAGAIN;
  2533. return sprintf(buf, "%d\n", priv->temperature);
  2534. }
  2535. static DEVICE_ATTR(temperature, S_IRUGO, show_temperature, NULL);
  2536. static ssize_t show_tx_power(struct device *d,
  2537. struct device_attribute *attr, char *buf)
  2538. {
  2539. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2540. if (!iwl_is_ready_rf(priv))
  2541. return sprintf(buf, "off\n");
  2542. else
  2543. return sprintf(buf, "%d\n", priv->tx_power_user_lmt);
  2544. }
  2545. static ssize_t store_tx_power(struct device *d,
  2546. struct device_attribute *attr,
  2547. const char *buf, size_t count)
  2548. {
  2549. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2550. unsigned long val;
  2551. int ret;
  2552. ret = strict_strtoul(buf, 10, &val);
  2553. if (ret)
  2554. IWL_INFO(priv, "%s is not in decimal form.\n", buf);
  2555. else
  2556. iwl_set_tx_power(priv, val, false);
  2557. return count;
  2558. }
  2559. static DEVICE_ATTR(tx_power, S_IWUSR | S_IRUGO, show_tx_power, store_tx_power);
  2560. static ssize_t show_flags(struct device *d,
  2561. struct device_attribute *attr, char *buf)
  2562. {
  2563. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2564. return sprintf(buf, "0x%04X\n", priv->active_rxon.flags);
  2565. }
  2566. static ssize_t store_flags(struct device *d,
  2567. struct device_attribute *attr,
  2568. const char *buf, size_t count)
  2569. {
  2570. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2571. unsigned long val;
  2572. u32 flags;
  2573. int ret = strict_strtoul(buf, 0, &val);
  2574. if (ret)
  2575. return ret;
  2576. flags = (u32)val;
  2577. mutex_lock(&priv->mutex);
  2578. if (le32_to_cpu(priv->staging_rxon.flags) != flags) {
  2579. /* Cancel any currently running scans... */
  2580. if (iwl_scan_cancel_timeout(priv, 100))
  2581. IWL_WARN(priv, "Could not cancel scan.\n");
  2582. else {
  2583. IWL_DEBUG_INFO(priv, "Commit rxon.flags = 0x%04X\n", flags);
  2584. priv->staging_rxon.flags = cpu_to_le32(flags);
  2585. iwl_commit_rxon(priv);
  2586. }
  2587. }
  2588. mutex_unlock(&priv->mutex);
  2589. return count;
  2590. }
  2591. static DEVICE_ATTR(flags, S_IWUSR | S_IRUGO, show_flags, store_flags);
  2592. static ssize_t show_filter_flags(struct device *d,
  2593. struct device_attribute *attr, char *buf)
  2594. {
  2595. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2596. return sprintf(buf, "0x%04X\n",
  2597. le32_to_cpu(priv->active_rxon.filter_flags));
  2598. }
  2599. static ssize_t store_filter_flags(struct device *d,
  2600. struct device_attribute *attr,
  2601. const char *buf, size_t count)
  2602. {
  2603. struct iwl_priv *priv = (struct iwl_priv *)d->driver_data;
  2604. unsigned long val;
  2605. u32 filter_flags;
  2606. int ret = strict_strtoul(buf, 0, &val);
  2607. if (ret)
  2608. return ret;
  2609. filter_flags = (u32)val;
  2610. mutex_lock(&priv->mutex);
  2611. if (le32_to_cpu(priv->staging_rxon.filter_flags) != filter_flags) {
  2612. /* Cancel any currently running scans... */
  2613. if (iwl_scan_cancel_timeout(priv, 100))
  2614. IWL_WARN(priv, "Could not cancel scan.\n");
  2615. else {
  2616. IWL_DEBUG_INFO(priv, "Committing rxon.filter_flags = "
  2617. "0x%04X\n", filter_flags);
  2618. priv->staging_rxon.filter_flags =
  2619. cpu_to_le32(filter_flags);
  2620. iwl_commit_rxon(priv);
  2621. }
  2622. }
  2623. mutex_unlock(&priv->mutex);
  2624. return count;
  2625. }
  2626. static DEVICE_ATTR(filter_flags, S_IWUSR | S_IRUGO, show_filter_flags,
  2627. store_filter_flags);
  2628. static ssize_t store_power_level(struct device *d,
  2629. struct device_attribute *attr,
  2630. const char *buf, size_t count)
  2631. {
  2632. struct iwl_priv *priv = dev_get_drvdata(d);
  2633. int ret;
  2634. unsigned long mode;
  2635. mutex_lock(&priv->mutex);
  2636. if (!iwl_is_ready(priv)) {
  2637. ret = -EAGAIN;
  2638. goto out;
  2639. }
  2640. ret = strict_strtoul(buf, 10, &mode);
  2641. if (ret)
  2642. goto out;
  2643. ret = iwl_power_set_user_mode(priv, mode);
  2644. if (ret) {
  2645. IWL_DEBUG_MAC80211(priv, "failed setting power mode.\n");
  2646. goto out;
  2647. }
  2648. ret = count;
  2649. out:
  2650. mutex_unlock(&priv->mutex);
  2651. return ret;
  2652. }
  2653. static ssize_t show_power_level(struct device *d,
  2654. struct device_attribute *attr, char *buf)
  2655. {
  2656. struct iwl_priv *priv = dev_get_drvdata(d);
  2657. int mode = priv->power_data.user_power_setting;
  2658. int system = priv->power_data.system_power_setting;
  2659. int level = priv->power_data.power_mode;
  2660. char *p = buf;
  2661. switch (system) {
  2662. case IWL_POWER_SYS_AUTO:
  2663. p += sprintf(p, "SYSTEM:auto");
  2664. break;
  2665. case IWL_POWER_SYS_AC:
  2666. p += sprintf(p, "SYSTEM:ac");
  2667. break;
  2668. case IWL_POWER_SYS_BATTERY:
  2669. p += sprintf(p, "SYSTEM:battery");
  2670. break;
  2671. }
  2672. p += sprintf(p, "\tMODE:%s", (mode < IWL_POWER_AUTO) ?
  2673. "fixed" : "auto");
  2674. p += sprintf(p, "\tINDEX:%d", level);
  2675. p += sprintf(p, "\n");
  2676. return p - buf + 1;
  2677. }
  2678. static DEVICE_ATTR(power_level, S_IWUSR | S_IRUSR, show_power_level,
  2679. store_power_level);
  2680. static ssize_t show_statistics(struct device *d,
  2681. struct device_attribute *attr, char *buf)
  2682. {
  2683. struct iwl_priv *priv = dev_get_drvdata(d);
  2684. u32 size = sizeof(struct iwl_notif_statistics);
  2685. u32 len = 0, ofs = 0;
  2686. u8 *data = (u8 *)&priv->statistics;
  2687. int rc = 0;
  2688. if (!iwl_is_alive(priv))
  2689. return -EAGAIN;
  2690. mutex_lock(&priv->mutex);
  2691. rc = iwl_send_statistics_request(priv, 0);
  2692. mutex_unlock(&priv->mutex);
  2693. if (rc) {
  2694. len = sprintf(buf,
  2695. "Error sending statistics request: 0x%08X\n", rc);
  2696. return len;
  2697. }
  2698. while (size && (PAGE_SIZE - len)) {
  2699. hex_dump_to_buffer(data + ofs, size, 16, 1, buf + len,
  2700. PAGE_SIZE - len, 1);
  2701. len = strlen(buf);
  2702. if (PAGE_SIZE - len)
  2703. buf[len++] = '\n';
  2704. ofs += 16;
  2705. size -= min(size, 16U);
  2706. }
  2707. return len;
  2708. }
  2709. static DEVICE_ATTR(statistics, S_IRUGO, show_statistics, NULL);
  2710. /*****************************************************************************
  2711. *
  2712. * driver setup and teardown
  2713. *
  2714. *****************************************************************************/
  2715. static void iwl_setup_deferred_work(struct iwl_priv *priv)
  2716. {
  2717. priv->workqueue = create_workqueue(DRV_NAME);
  2718. init_waitqueue_head(&priv->wait_command_queue);
  2719. INIT_WORK(&priv->up, iwl_bg_up);
  2720. INIT_WORK(&priv->restart, iwl_bg_restart);
  2721. INIT_WORK(&priv->rx_replenish, iwl_bg_rx_replenish);
  2722. INIT_WORK(&priv->rf_kill, iwl_bg_rf_kill);
  2723. INIT_WORK(&priv->beacon_update, iwl_bg_beacon_update);
  2724. INIT_WORK(&priv->run_time_calib_work, iwl_bg_run_time_calib_work);
  2725. INIT_DELAYED_WORK(&priv->init_alive_start, iwl_bg_init_alive_start);
  2726. INIT_DELAYED_WORK(&priv->alive_start, iwl_bg_alive_start);
  2727. iwl_setup_scan_deferred_work(priv);
  2728. iwl_setup_power_deferred_work(priv);
  2729. if (priv->cfg->ops->lib->setup_deferred_work)
  2730. priv->cfg->ops->lib->setup_deferred_work(priv);
  2731. init_timer(&priv->statistics_periodic);
  2732. priv->statistics_periodic.data = (unsigned long)priv;
  2733. priv->statistics_periodic.function = iwl_bg_statistics_periodic;
  2734. tasklet_init(&priv->irq_tasklet, (void (*)(unsigned long))
  2735. iwl_irq_tasklet, (unsigned long)priv);
  2736. }
  2737. static void iwl_cancel_deferred_work(struct iwl_priv *priv)
  2738. {
  2739. if (priv->cfg->ops->lib->cancel_deferred_work)
  2740. priv->cfg->ops->lib->cancel_deferred_work(priv);
  2741. cancel_delayed_work_sync(&priv->init_alive_start);
  2742. cancel_delayed_work(&priv->scan_check);
  2743. cancel_delayed_work_sync(&priv->set_power_save);
  2744. cancel_delayed_work(&priv->alive_start);
  2745. cancel_work_sync(&priv->beacon_update);
  2746. del_timer_sync(&priv->statistics_periodic);
  2747. }
  2748. static struct attribute *iwl_sysfs_entries[] = {
  2749. &dev_attr_flags.attr,
  2750. &dev_attr_filter_flags.attr,
  2751. &dev_attr_power_level.attr,
  2752. &dev_attr_statistics.attr,
  2753. &dev_attr_temperature.attr,
  2754. &dev_attr_tx_power.attr,
  2755. #ifdef CONFIG_IWLWIFI_DEBUG
  2756. &dev_attr_debug_level.attr,
  2757. #endif
  2758. &dev_attr_version.attr,
  2759. NULL
  2760. };
  2761. static struct attribute_group iwl_attribute_group = {
  2762. .name = NULL, /* put in device directory */
  2763. .attrs = iwl_sysfs_entries,
  2764. };
  2765. static struct ieee80211_ops iwl_hw_ops = {
  2766. .tx = iwl_mac_tx,
  2767. .start = iwl_mac_start,
  2768. .stop = iwl_mac_stop,
  2769. .add_interface = iwl_mac_add_interface,
  2770. .remove_interface = iwl_mac_remove_interface,
  2771. .config = iwl_mac_config,
  2772. .config_interface = iwl_mac_config_interface,
  2773. .configure_filter = iwl_configure_filter,
  2774. .set_key = iwl_mac_set_key,
  2775. .update_tkip_key = iwl_mac_update_tkip_key,
  2776. .get_stats = iwl_mac_get_stats,
  2777. .get_tx_stats = iwl_mac_get_tx_stats,
  2778. .conf_tx = iwl_mac_conf_tx,
  2779. .reset_tsf = iwl_mac_reset_tsf,
  2780. .bss_info_changed = iwl_bss_info_changed,
  2781. .ampdu_action = iwl_mac_ampdu_action,
  2782. .hw_scan = iwl_mac_hw_scan
  2783. };
  2784. static int iwl_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  2785. {
  2786. int err = 0;
  2787. struct iwl_priv *priv;
  2788. struct ieee80211_hw *hw;
  2789. struct iwl_cfg *cfg = (struct iwl_cfg *)(ent->driver_data);
  2790. unsigned long flags;
  2791. u16 pci_cmd;
  2792. /************************
  2793. * 1. Allocating HW data
  2794. ************************/
  2795. /* Disabling hardware scan means that mac80211 will perform scans
  2796. * "the hard way", rather than using device's scan. */
  2797. if (cfg->mod_params->disable_hw_scan) {
  2798. if (cfg->mod_params->debug & IWL_DL_INFO)
  2799. dev_printk(KERN_DEBUG, &(pdev->dev),
  2800. "Disabling hw_scan\n");
  2801. iwl_hw_ops.hw_scan = NULL;
  2802. }
  2803. hw = iwl_alloc_all(cfg, &iwl_hw_ops);
  2804. if (!hw) {
  2805. err = -ENOMEM;
  2806. goto out;
  2807. }
  2808. priv = hw->priv;
  2809. /* At this point both hw and priv are allocated. */
  2810. SET_IEEE80211_DEV(hw, &pdev->dev);
  2811. IWL_DEBUG_INFO(priv, "*** LOAD DRIVER ***\n");
  2812. priv->cfg = cfg;
  2813. priv->pci_dev = pdev;
  2814. #ifdef CONFIG_IWLWIFI_DEBUG
  2815. priv->debug_level = priv->cfg->mod_params->debug;
  2816. atomic_set(&priv->restrict_refcnt, 0);
  2817. #endif
  2818. /**************************
  2819. * 2. Initializing PCI bus
  2820. **************************/
  2821. if (pci_enable_device(pdev)) {
  2822. err = -ENODEV;
  2823. goto out_ieee80211_free_hw;
  2824. }
  2825. pci_set_master(pdev);
  2826. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(36));
  2827. if (!err)
  2828. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(36));
  2829. if (err) {
  2830. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  2831. if (!err)
  2832. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  2833. /* both attempts failed: */
  2834. if (err) {
  2835. IWL_WARN(priv, "No suitable DMA available.\n");
  2836. goto out_pci_disable_device;
  2837. }
  2838. }
  2839. err = pci_request_regions(pdev, DRV_NAME);
  2840. if (err)
  2841. goto out_pci_disable_device;
  2842. pci_set_drvdata(pdev, priv);
  2843. /***********************
  2844. * 3. Read REV register
  2845. ***********************/
  2846. priv->hw_base = pci_iomap(pdev, 0, 0);
  2847. if (!priv->hw_base) {
  2848. err = -ENODEV;
  2849. goto out_pci_release_regions;
  2850. }
  2851. IWL_DEBUG_INFO(priv, "pci_resource_len = 0x%08llx\n",
  2852. (unsigned long long) pci_resource_len(pdev, 0));
  2853. IWL_DEBUG_INFO(priv, "pci_resource_base = %p\n", priv->hw_base);
  2854. iwl_hw_detect(priv);
  2855. IWL_INFO(priv, "Detected Intel Wireless WiFi Link %s REV=0x%X\n",
  2856. priv->cfg->name, priv->hw_rev);
  2857. /* We disable the RETRY_TIMEOUT register (0x41) to keep
  2858. * PCI Tx retries from interfering with C3 CPU state */
  2859. pci_write_config_byte(pdev, PCI_CFG_RETRY_TIMEOUT, 0x00);
  2860. /* amp init */
  2861. err = priv->cfg->ops->lib->apm_ops.init(priv);
  2862. if (err < 0) {
  2863. IWL_DEBUG_INFO(priv, "Failed to init APMG\n");
  2864. goto out_iounmap;
  2865. }
  2866. /*****************
  2867. * 4. Read EEPROM
  2868. *****************/
  2869. /* Read the EEPROM */
  2870. err = iwl_eeprom_init(priv);
  2871. if (err) {
  2872. IWL_ERR(priv, "Unable to init EEPROM\n");
  2873. goto out_iounmap;
  2874. }
  2875. err = iwl_eeprom_check_version(priv);
  2876. if (err)
  2877. goto out_iounmap;
  2878. /* extract MAC Address */
  2879. iwl_eeprom_get_mac(priv, priv->mac_addr);
  2880. IWL_DEBUG_INFO(priv, "MAC address: %pM\n", priv->mac_addr);
  2881. SET_IEEE80211_PERM_ADDR(priv->hw, priv->mac_addr);
  2882. /************************
  2883. * 5. Setup HW constants
  2884. ************************/
  2885. if (iwl_set_hw_params(priv)) {
  2886. IWL_ERR(priv, "failed to set hw parameters\n");
  2887. goto out_free_eeprom;
  2888. }
  2889. /*******************
  2890. * 6. Setup priv
  2891. *******************/
  2892. err = iwl_init_drv(priv);
  2893. if (err)
  2894. goto out_free_eeprom;
  2895. /* At this point both hw and priv are initialized. */
  2896. /**********************************
  2897. * 7. Initialize module parameters
  2898. **********************************/
  2899. /* Disable radio (SW RF KILL) via parameter when loading driver */
  2900. if (priv->cfg->mod_params->disable) {
  2901. set_bit(STATUS_RF_KILL_SW, &priv->status);
  2902. IWL_DEBUG_INFO(priv, "Radio disabled.\n");
  2903. }
  2904. /********************
  2905. * 8. Setup services
  2906. ********************/
  2907. spin_lock_irqsave(&priv->lock, flags);
  2908. iwl_disable_interrupts(priv);
  2909. spin_unlock_irqrestore(&priv->lock, flags);
  2910. pci_enable_msi(priv->pci_dev);
  2911. err = request_irq(priv->pci_dev->irq, iwl_isr, IRQF_SHARED,
  2912. DRV_NAME, priv);
  2913. if (err) {
  2914. IWL_ERR(priv, "Error allocating IRQ %d\n", priv->pci_dev->irq);
  2915. goto out_disable_msi;
  2916. }
  2917. err = sysfs_create_group(&pdev->dev.kobj, &iwl_attribute_group);
  2918. if (err) {
  2919. IWL_ERR(priv, "failed to create sysfs device attributes\n");
  2920. goto out_uninit_drv;
  2921. }
  2922. iwl_setup_deferred_work(priv);
  2923. iwl_setup_rx_handlers(priv);
  2924. /**********************************
  2925. * 9. Setup and register mac80211
  2926. **********************************/
  2927. /* enable interrupts if needed: hw bug w/a */
  2928. pci_read_config_word(priv->pci_dev, PCI_COMMAND, &pci_cmd);
  2929. if (pci_cmd & PCI_COMMAND_INTX_DISABLE) {
  2930. pci_cmd &= ~PCI_COMMAND_INTX_DISABLE;
  2931. pci_write_config_word(priv->pci_dev, PCI_COMMAND, pci_cmd);
  2932. }
  2933. iwl_enable_interrupts(priv);
  2934. err = iwl_setup_mac(priv);
  2935. if (err)
  2936. goto out_remove_sysfs;
  2937. err = iwl_dbgfs_register(priv, DRV_NAME);
  2938. if (err)
  2939. IWL_ERR(priv, "failed to create debugfs files\n");
  2940. /* If platform's RF_KILL switch is NOT set to KILL */
  2941. if (iwl_read32(priv, CSR_GP_CNTRL) & CSR_GP_CNTRL_REG_FLAG_HW_RF_KILL_SW)
  2942. clear_bit(STATUS_RF_KILL_HW, &priv->status);
  2943. else
  2944. set_bit(STATUS_RF_KILL_HW, &priv->status);
  2945. err = iwl_rfkill_init(priv);
  2946. if (err)
  2947. IWL_ERR(priv, "Unable to initialize RFKILL system. "
  2948. "Ignoring error: %d\n", err);
  2949. else
  2950. iwl_rfkill_set_hw_state(priv);
  2951. iwl_power_initialize(priv);
  2952. return 0;
  2953. out_remove_sysfs:
  2954. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  2955. out_disable_msi:
  2956. pci_disable_msi(priv->pci_dev);
  2957. pci_disable_device(priv->pci_dev);
  2958. out_uninit_drv:
  2959. iwl_uninit_drv(priv);
  2960. out_free_eeprom:
  2961. iwl_eeprom_free(priv);
  2962. out_iounmap:
  2963. pci_iounmap(pdev, priv->hw_base);
  2964. out_pci_release_regions:
  2965. pci_release_regions(pdev);
  2966. pci_set_drvdata(pdev, NULL);
  2967. out_pci_disable_device:
  2968. pci_disable_device(pdev);
  2969. out_ieee80211_free_hw:
  2970. ieee80211_free_hw(priv->hw);
  2971. out:
  2972. return err;
  2973. }
  2974. static void __devexit iwl_pci_remove(struct pci_dev *pdev)
  2975. {
  2976. struct iwl_priv *priv = pci_get_drvdata(pdev);
  2977. unsigned long flags;
  2978. if (!priv)
  2979. return;
  2980. IWL_DEBUG_INFO(priv, "*** UNLOAD DRIVER ***\n");
  2981. iwl_dbgfs_unregister(priv);
  2982. sysfs_remove_group(&pdev->dev.kobj, &iwl_attribute_group);
  2983. /* ieee80211_unregister_hw call wil cause iwl_mac_stop to
  2984. * to be called and iwl_down since we are removing the device
  2985. * we need to set STATUS_EXIT_PENDING bit.
  2986. */
  2987. set_bit(STATUS_EXIT_PENDING, &priv->status);
  2988. if (priv->mac80211_registered) {
  2989. ieee80211_unregister_hw(priv->hw);
  2990. priv->mac80211_registered = 0;
  2991. } else {
  2992. iwl_down(priv);
  2993. }
  2994. /* make sure we flush any pending irq or
  2995. * tasklet for the driver
  2996. */
  2997. spin_lock_irqsave(&priv->lock, flags);
  2998. iwl_disable_interrupts(priv);
  2999. spin_unlock_irqrestore(&priv->lock, flags);
  3000. iwl_synchronize_irq(priv);
  3001. iwl_rfkill_unregister(priv);
  3002. iwl_dealloc_ucode_pci(priv);
  3003. if (priv->rxq.bd)
  3004. iwl_rx_queue_free(priv, &priv->rxq);
  3005. iwl_hw_txq_ctx_free(priv);
  3006. iwl_clear_stations_table(priv);
  3007. iwl_eeprom_free(priv);
  3008. /*netif_stop_queue(dev); */
  3009. flush_workqueue(priv->workqueue);
  3010. /* ieee80211_unregister_hw calls iwl_mac_stop, which flushes
  3011. * priv->workqueue... so we can't take down the workqueue
  3012. * until now... */
  3013. destroy_workqueue(priv->workqueue);
  3014. priv->workqueue = NULL;
  3015. free_irq(priv->pci_dev->irq, priv);
  3016. pci_disable_msi(priv->pci_dev);
  3017. pci_iounmap(pdev, priv->hw_base);
  3018. pci_release_regions(pdev);
  3019. pci_disable_device(pdev);
  3020. pci_set_drvdata(pdev, NULL);
  3021. iwl_uninit_drv(priv);
  3022. if (priv->ibss_beacon)
  3023. dev_kfree_skb(priv->ibss_beacon);
  3024. ieee80211_free_hw(priv->hw);
  3025. }
  3026. #ifdef CONFIG_PM
  3027. static int iwl_pci_suspend(struct pci_dev *pdev, pm_message_t state)
  3028. {
  3029. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3030. if (priv->is_open) {
  3031. set_bit(STATUS_IN_SUSPEND, &priv->status);
  3032. iwl_mac_stop(priv->hw);
  3033. priv->is_open = 1;
  3034. }
  3035. pci_save_state(pdev);
  3036. pci_disable_device(pdev);
  3037. pci_set_power_state(pdev, PCI_D3hot);
  3038. return 0;
  3039. }
  3040. static int iwl_pci_resume(struct pci_dev *pdev)
  3041. {
  3042. struct iwl_priv *priv = pci_get_drvdata(pdev);
  3043. int ret;
  3044. pci_set_power_state(pdev, PCI_D0);
  3045. ret = pci_enable_device(pdev);
  3046. if (ret)
  3047. return ret;
  3048. pci_restore_state(pdev);
  3049. iwl_enable_interrupts(priv);
  3050. if (priv->is_open)
  3051. iwl_mac_start(priv->hw);
  3052. clear_bit(STATUS_IN_SUSPEND, &priv->status);
  3053. return 0;
  3054. }
  3055. #endif /* CONFIG_PM */
  3056. /*****************************************************************************
  3057. *
  3058. * driver and module entry point
  3059. *
  3060. *****************************************************************************/
  3061. /* Hardware specific file defines the PCI IDs table for that hardware module */
  3062. static struct pci_device_id iwl_hw_card_ids[] = {
  3063. #ifdef CONFIG_IWL4965
  3064. {IWL_PCI_DEVICE(0x4229, PCI_ANY_ID, iwl4965_agn_cfg)},
  3065. {IWL_PCI_DEVICE(0x4230, PCI_ANY_ID, iwl4965_agn_cfg)},
  3066. #endif /* CONFIG_IWL4965 */
  3067. #ifdef CONFIG_IWL5000
  3068. {IWL_PCI_DEVICE(0x4232, 0x1205, iwl5100_bg_cfg)},
  3069. {IWL_PCI_DEVICE(0x4232, 0x1305, iwl5100_bg_cfg)},
  3070. {IWL_PCI_DEVICE(0x4232, 0x1206, iwl5100_abg_cfg)},
  3071. {IWL_PCI_DEVICE(0x4232, 0x1306, iwl5100_abg_cfg)},
  3072. {IWL_PCI_DEVICE(0x4232, 0x1326, iwl5100_abg_cfg)},
  3073. {IWL_PCI_DEVICE(0x4237, 0x1216, iwl5100_abg_cfg)},
  3074. {IWL_PCI_DEVICE(0x4232, PCI_ANY_ID, iwl5100_agn_cfg)},
  3075. {IWL_PCI_DEVICE(0x4235, PCI_ANY_ID, iwl5300_agn_cfg)},
  3076. {IWL_PCI_DEVICE(0x4236, PCI_ANY_ID, iwl5300_agn_cfg)},
  3077. {IWL_PCI_DEVICE(0x4237, PCI_ANY_ID, iwl5100_agn_cfg)},
  3078. /* 5350 WiFi/WiMax */
  3079. {IWL_PCI_DEVICE(0x423A, 0x1001, iwl5350_agn_cfg)},
  3080. {IWL_PCI_DEVICE(0x423A, 0x1021, iwl5350_agn_cfg)},
  3081. {IWL_PCI_DEVICE(0x423B, 0x1011, iwl5350_agn_cfg)},
  3082. /* 5150 Wifi/WiMax */
  3083. {IWL_PCI_DEVICE(0x423C, PCI_ANY_ID, iwl5150_agn_cfg)},
  3084. {IWL_PCI_DEVICE(0x423D, PCI_ANY_ID, iwl5150_agn_cfg)},
  3085. /* 6000/6050 Series */
  3086. {IWL_PCI_DEVICE(0x0082, 0x1102, iwl6000_2ag_cfg)},
  3087. {IWL_PCI_DEVICE(0x0085, 0x1112, iwl6000_2ag_cfg)},
  3088. {IWL_PCI_DEVICE(0x0082, 0x1122, iwl6000_2ag_cfg)},
  3089. {IWL_PCI_DEVICE(0x422B, PCI_ANY_ID, iwl6000_3agn_cfg)},
  3090. {IWL_PCI_DEVICE(0x4238, PCI_ANY_ID, iwl6000_3agn_cfg)},
  3091. {IWL_PCI_DEVICE(0x0082, PCI_ANY_ID, iwl6000_2agn_cfg)},
  3092. {IWL_PCI_DEVICE(0x0085, PCI_ANY_ID, iwl6000_3agn_cfg)},
  3093. {IWL_PCI_DEVICE(0x0086, PCI_ANY_ID, iwl6050_3agn_cfg)},
  3094. {IWL_PCI_DEVICE(0x0087, PCI_ANY_ID, iwl6050_2agn_cfg)},
  3095. {IWL_PCI_DEVICE(0x0088, PCI_ANY_ID, iwl6050_3agn_cfg)},
  3096. {IWL_PCI_DEVICE(0x0089, PCI_ANY_ID, iwl6050_2agn_cfg)},
  3097. /* 100 Series WiFi */
  3098. {IWL_PCI_DEVICE(0x0083, PCI_ANY_ID, iwl100_bgn_cfg)},
  3099. {IWL_PCI_DEVICE(0x0084, PCI_ANY_ID, iwl100_bgn_cfg)},
  3100. #endif /* CONFIG_IWL5000 */
  3101. {0}
  3102. };
  3103. MODULE_DEVICE_TABLE(pci, iwl_hw_card_ids);
  3104. static struct pci_driver iwl_driver = {
  3105. .name = DRV_NAME,
  3106. .id_table = iwl_hw_card_ids,
  3107. .probe = iwl_pci_probe,
  3108. .remove = __devexit_p(iwl_pci_remove),
  3109. #ifdef CONFIG_PM
  3110. .suspend = iwl_pci_suspend,
  3111. .resume = iwl_pci_resume,
  3112. #endif
  3113. };
  3114. static int __init iwl_init(void)
  3115. {
  3116. int ret;
  3117. printk(KERN_INFO DRV_NAME ": " DRV_DESCRIPTION ", " DRV_VERSION "\n");
  3118. printk(KERN_INFO DRV_NAME ": " DRV_COPYRIGHT "\n");
  3119. ret = iwlagn_rate_control_register();
  3120. if (ret) {
  3121. printk(KERN_ERR DRV_NAME
  3122. "Unable to register rate control algorithm: %d\n", ret);
  3123. return ret;
  3124. }
  3125. ret = pci_register_driver(&iwl_driver);
  3126. if (ret) {
  3127. printk(KERN_ERR DRV_NAME "Unable to initialize PCI module\n");
  3128. goto error_register;
  3129. }
  3130. return ret;
  3131. error_register:
  3132. iwlagn_rate_control_unregister();
  3133. return ret;
  3134. }
  3135. static void __exit iwl_exit(void)
  3136. {
  3137. pci_unregister_driver(&iwl_driver);
  3138. iwlagn_rate_control_unregister();
  3139. }
  3140. module_exit(iwl_exit);
  3141. module_init(iwl_init);