ddbridge-core.c 42 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723
  1. /*
  2. * ddbridge.c: Digital Devices PCIe bridge driver
  3. *
  4. * Copyright (C) 2010-2011 Digital Devices GmbH
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License
  8. * version 2 only, as published by the Free Software Foundation.
  9. *
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA
  20. * 02110-1301, USA
  21. * Or, point your browser to http://www.gnu.org/copyleft/gpl.html
  22. */
  23. #include <linux/module.h>
  24. #include <linux/init.h>
  25. #include <linux/interrupt.h>
  26. #include <linux/delay.h>
  27. #include <linux/slab.h>
  28. #include <linux/poll.h>
  29. #include <linux/io.h>
  30. #include <linux/pci.h>
  31. #include <linux/pci_ids.h>
  32. #include <linux/timer.h>
  33. #include <linux/version.h>
  34. #include <linux/i2c.h>
  35. #include <linux/swab.h>
  36. #include <linux/vmalloc.h>
  37. #include "ddbridge.h"
  38. #include "ddbridge-regs.h"
  39. #include "tda18271c2dd.h"
  40. #include "stv6110x.h"
  41. #include "stv090x.h"
  42. #include "lnbh24.h"
  43. #include "drxk.h"
  44. DVB_DEFINE_MOD_OPT_ADAPTER_NR(adapter_nr);
  45. /* MSI had problems with lost interrupts, fixed but needs testing */
  46. #undef CONFIG_PCI_MSI
  47. /******************************************************************************/
  48. static int i2c_read(struct i2c_adapter *adapter, u8 adr, u8 *val)
  49. {
  50. struct i2c_msg msgs[1] = {{.addr = adr, .flags = I2C_M_RD,
  51. .buf = val, .len = 1 } };
  52. return (i2c_transfer(adapter, msgs, 1) == 1) ? 0 : -1;
  53. }
  54. static int i2c_read_reg(struct i2c_adapter *adapter, u8 adr, u8 reg, u8 *val)
  55. {
  56. struct i2c_msg msgs[2] = {{.addr = adr, .flags = 0,
  57. .buf = &reg, .len = 1 },
  58. {.addr = adr, .flags = I2C_M_RD,
  59. .buf = val, .len = 1 } };
  60. return (i2c_transfer(adapter, msgs, 2) == 2) ? 0 : -1;
  61. }
  62. static int i2c_read_reg16(struct i2c_adapter *adapter, u8 adr,
  63. u16 reg, u8 *val)
  64. {
  65. u8 msg[2] = {reg>>8, reg&0xff};
  66. struct i2c_msg msgs[2] = {{.addr = adr, .flags = 0,
  67. .buf = msg, .len = 2},
  68. {.addr = adr, .flags = I2C_M_RD,
  69. .buf = val, .len = 1} };
  70. return (i2c_transfer(adapter, msgs, 2) == 2) ? 0 : -1;
  71. }
  72. static int ddb_i2c_cmd(struct ddb_i2c *i2c, u32 adr, u32 cmd)
  73. {
  74. struct ddb *dev = i2c->dev;
  75. int stat;
  76. u32 val;
  77. i2c->done = 0;
  78. ddbwritel((adr << 9) | cmd, i2c->regs + I2C_COMMAND);
  79. stat = wait_event_timeout(i2c->wq, i2c->done == 1, HZ);
  80. if (stat <= 0) {
  81. printk(KERN_ERR "I2C timeout\n");
  82. { /* MSI debugging*/
  83. u32 istat = ddbreadl(INTERRUPT_STATUS);
  84. printk(KERN_ERR "IRS %08x\n", istat);
  85. ddbwritel(istat, INTERRUPT_ACK);
  86. }
  87. return -EIO;
  88. }
  89. val = ddbreadl(i2c->regs+I2C_COMMAND);
  90. if (val & 0x70000)
  91. return -EIO;
  92. return 0;
  93. }
  94. static int ddb_i2c_master_xfer(struct i2c_adapter *adapter,
  95. struct i2c_msg msg[], int num)
  96. {
  97. struct ddb_i2c *i2c = (struct ddb_i2c *)i2c_get_adapdata(adapter);
  98. struct ddb *dev = i2c->dev;
  99. u8 addr = 0;
  100. if (num)
  101. addr = msg[0].addr;
  102. if (num == 2 && msg[1].flags & I2C_M_RD &&
  103. !(msg[0].flags & I2C_M_RD)) {
  104. memcpy_toio(dev->regs + I2C_TASKMEM_BASE + i2c->wbuf,
  105. msg[0].buf, msg[0].len);
  106. ddbwritel(msg[0].len|(msg[1].len << 16),
  107. i2c->regs+I2C_TASKLENGTH);
  108. if (!ddb_i2c_cmd(i2c, addr, 1)) {
  109. memcpy_fromio(msg[1].buf,
  110. dev->regs + I2C_TASKMEM_BASE + i2c->rbuf,
  111. msg[1].len);
  112. return num;
  113. }
  114. }
  115. if (num == 1 && !(msg[0].flags & I2C_M_RD)) {
  116. ddbcpyto(I2C_TASKMEM_BASE + i2c->wbuf, msg[0].buf, msg[0].len);
  117. ddbwritel(msg[0].len, i2c->regs + I2C_TASKLENGTH);
  118. if (!ddb_i2c_cmd(i2c, addr, 2))
  119. return num;
  120. }
  121. if (num == 1 && (msg[0].flags & I2C_M_RD)) {
  122. ddbwritel(msg[0].len << 16, i2c->regs + I2C_TASKLENGTH);
  123. if (!ddb_i2c_cmd(i2c, addr, 3)) {
  124. ddbcpyfrom(msg[0].buf,
  125. I2C_TASKMEM_BASE + i2c->rbuf, msg[0].len);
  126. return num;
  127. }
  128. }
  129. return -EIO;
  130. }
  131. static u32 ddb_i2c_functionality(struct i2c_adapter *adap)
  132. {
  133. return I2C_FUNC_SMBUS_EMUL;
  134. }
  135. struct i2c_algorithm ddb_i2c_algo = {
  136. .master_xfer = ddb_i2c_master_xfer,
  137. .functionality = ddb_i2c_functionality,
  138. };
  139. static void ddb_i2c_release(struct ddb *dev)
  140. {
  141. int i;
  142. struct ddb_i2c *i2c;
  143. struct i2c_adapter *adap;
  144. for (i = 0; i < dev->info->port_num; i++) {
  145. i2c = &dev->i2c[i];
  146. adap = &i2c->adap;
  147. i2c_del_adapter(adap);
  148. }
  149. }
  150. static int ddb_i2c_init(struct ddb *dev)
  151. {
  152. int i, j, stat = 0;
  153. struct ddb_i2c *i2c;
  154. struct i2c_adapter *adap;
  155. for (i = 0; i < dev->info->port_num; i++) {
  156. i2c = &dev->i2c[i];
  157. i2c->dev = dev;
  158. i2c->nr = i;
  159. i2c->wbuf = i * (I2C_TASKMEM_SIZE / 4);
  160. i2c->rbuf = i2c->wbuf + (I2C_TASKMEM_SIZE / 8);
  161. i2c->regs = 0x80 + i * 0x20;
  162. ddbwritel(I2C_SPEED_100, i2c->regs + I2C_TIMING);
  163. ddbwritel((i2c->rbuf << 16) | i2c->wbuf,
  164. i2c->regs + I2C_TASKADDRESS);
  165. init_waitqueue_head(&i2c->wq);
  166. adap = &i2c->adap;
  167. i2c_set_adapdata(adap, i2c);
  168. #ifdef I2C_ADAP_CLASS_TV_DIGITAL
  169. adap->class = I2C_ADAP_CLASS_TV_DIGITAL|I2C_CLASS_TV_ANALOG;
  170. #else
  171. #ifdef I2C_CLASS_TV_ANALOG
  172. adap->class = I2C_CLASS_TV_ANALOG;
  173. #endif
  174. #endif
  175. strcpy(adap->name, "ddbridge");
  176. adap->algo = &ddb_i2c_algo;
  177. adap->algo_data = (void *)i2c;
  178. adap->dev.parent = &dev->pdev->dev;
  179. stat = i2c_add_adapter(adap);
  180. if (stat)
  181. break;
  182. }
  183. if (stat)
  184. for (j = 0; j < i; j++) {
  185. i2c = &dev->i2c[j];
  186. adap = &i2c->adap;
  187. i2c_del_adapter(adap);
  188. }
  189. return stat;
  190. }
  191. /******************************************************************************/
  192. /******************************************************************************/
  193. /******************************************************************************/
  194. #if 0
  195. static void set_table(struct ddb *dev, u32 off,
  196. dma_addr_t *pbuf, u32 num)
  197. {
  198. u32 i, base;
  199. u64 mem;
  200. base = DMA_BASE_ADDRESS_TABLE + off;
  201. for (i = 0; i < num; i++) {
  202. mem = pbuf[i];
  203. ddbwritel(mem & 0xffffffff, base + i * 8);
  204. ddbwritel(mem >> 32, base + i * 8 + 4);
  205. }
  206. }
  207. #endif
  208. static void ddb_address_table(struct ddb *dev)
  209. {
  210. u32 i, j, base;
  211. u64 mem;
  212. dma_addr_t *pbuf;
  213. for (i = 0; i < dev->info->port_num * 2; i++) {
  214. base = DMA_BASE_ADDRESS_TABLE + i * 0x100;
  215. pbuf = dev->input[i].pbuf;
  216. for (j = 0; j < dev->input[i].dma_buf_num; j++) {
  217. mem = pbuf[j];
  218. ddbwritel(mem & 0xffffffff, base + j * 8);
  219. ddbwritel(mem >> 32, base + j * 8 + 4);
  220. }
  221. }
  222. for (i = 0; i < dev->info->port_num; i++) {
  223. base = DMA_BASE_ADDRESS_TABLE + 0x800 + i * 0x100;
  224. pbuf = dev->output[i].pbuf;
  225. for (j = 0; j < dev->output[i].dma_buf_num; j++) {
  226. mem = pbuf[j];
  227. ddbwritel(mem & 0xffffffff, base + j * 8);
  228. ddbwritel(mem >> 32, base + j * 8 + 4);
  229. }
  230. }
  231. }
  232. static void io_free(struct pci_dev *pdev, u8 **vbuf,
  233. dma_addr_t *pbuf, u32 size, int num)
  234. {
  235. int i;
  236. for (i = 0; i < num; i++) {
  237. if (vbuf[i]) {
  238. pci_free_consistent(pdev, size, vbuf[i], pbuf[i]);
  239. vbuf[i] = 0;
  240. }
  241. }
  242. }
  243. static int io_alloc(struct pci_dev *pdev, u8 **vbuf,
  244. dma_addr_t *pbuf, u32 size, int num)
  245. {
  246. int i;
  247. for (i = 0; i < num; i++) {
  248. vbuf[i] = pci_alloc_consistent(pdev, size, &pbuf[i]);
  249. if (!vbuf[i])
  250. return -ENOMEM;
  251. }
  252. return 0;
  253. }
  254. static int ddb_buffers_alloc(struct ddb *dev)
  255. {
  256. int i;
  257. struct ddb_port *port;
  258. for (i = 0; i < dev->info->port_num; i++) {
  259. port = &dev->port[i];
  260. switch (port->class) {
  261. case DDB_PORT_TUNER:
  262. if (io_alloc(dev->pdev, port->input[0]->vbuf,
  263. port->input[0]->pbuf,
  264. port->input[0]->dma_buf_size,
  265. port->input[0]->dma_buf_num) < 0)
  266. return -1;
  267. if (io_alloc(dev->pdev, port->input[1]->vbuf,
  268. port->input[1]->pbuf,
  269. port->input[1]->dma_buf_size,
  270. port->input[1]->dma_buf_num) < 0)
  271. return -1;
  272. break;
  273. case DDB_PORT_CI:
  274. if (io_alloc(dev->pdev, port->input[0]->vbuf,
  275. port->input[0]->pbuf,
  276. port->input[0]->dma_buf_size,
  277. port->input[0]->dma_buf_num) < 0)
  278. return -1;
  279. if (io_alloc(dev->pdev, port->output->vbuf,
  280. port->output->pbuf,
  281. port->output->dma_buf_size,
  282. port->output->dma_buf_num) < 0)
  283. return -1;
  284. break;
  285. default:
  286. break;
  287. }
  288. }
  289. ddb_address_table(dev);
  290. return 0;
  291. }
  292. static void ddb_buffers_free(struct ddb *dev)
  293. {
  294. int i;
  295. struct ddb_port *port;
  296. for (i = 0; i < dev->info->port_num; i++) {
  297. port = &dev->port[i];
  298. io_free(dev->pdev, port->input[0]->vbuf,
  299. port->input[0]->pbuf,
  300. port->input[0]->dma_buf_size,
  301. port->input[0]->dma_buf_num);
  302. io_free(dev->pdev, port->input[1]->vbuf,
  303. port->input[1]->pbuf,
  304. port->input[1]->dma_buf_size,
  305. port->input[1]->dma_buf_num);
  306. io_free(dev->pdev, port->output->vbuf,
  307. port->output->pbuf,
  308. port->output->dma_buf_size,
  309. port->output->dma_buf_num);
  310. }
  311. }
  312. static void ddb_input_start(struct ddb_input *input)
  313. {
  314. struct ddb *dev = input->port->dev;
  315. spin_lock_irq(&input->lock);
  316. input->cbuf = 0;
  317. input->coff = 0;
  318. /* reset */
  319. ddbwritel(0, TS_INPUT_CONTROL(input->nr));
  320. ddbwritel(2, TS_INPUT_CONTROL(input->nr));
  321. ddbwritel(0, TS_INPUT_CONTROL(input->nr));
  322. ddbwritel((1 << 16) |
  323. (input->dma_buf_num << 11) |
  324. (input->dma_buf_size >> 7),
  325. DMA_BUFFER_SIZE(input->nr));
  326. ddbwritel(0, DMA_BUFFER_ACK(input->nr));
  327. ddbwritel(1, DMA_BASE_WRITE);
  328. ddbwritel(3, DMA_BUFFER_CONTROL(input->nr));
  329. ddbwritel(9, TS_INPUT_CONTROL(input->nr));
  330. input->running = 1;
  331. spin_unlock_irq(&input->lock);
  332. }
  333. static void ddb_input_stop(struct ddb_input *input)
  334. {
  335. struct ddb *dev = input->port->dev;
  336. spin_lock_irq(&input->lock);
  337. ddbwritel(0, TS_INPUT_CONTROL(input->nr));
  338. ddbwritel(0, DMA_BUFFER_CONTROL(input->nr));
  339. input->running = 0;
  340. spin_unlock_irq(&input->lock);
  341. }
  342. static void ddb_output_start(struct ddb_output *output)
  343. {
  344. struct ddb *dev = output->port->dev;
  345. spin_lock_irq(&output->lock);
  346. output->cbuf = 0;
  347. output->coff = 0;
  348. ddbwritel(0, TS_OUTPUT_CONTROL(output->nr));
  349. ddbwritel(2, TS_OUTPUT_CONTROL(output->nr));
  350. ddbwritel(0, TS_OUTPUT_CONTROL(output->nr));
  351. ddbwritel(0x3c, TS_OUTPUT_CONTROL(output->nr));
  352. ddbwritel((1 << 16) |
  353. (output->dma_buf_num << 11) |
  354. (output->dma_buf_size >> 7),
  355. DMA_BUFFER_SIZE(output->nr + 8));
  356. ddbwritel(0, DMA_BUFFER_ACK(output->nr + 8));
  357. ddbwritel(1, DMA_BASE_READ);
  358. ddbwritel(3, DMA_BUFFER_CONTROL(output->nr + 8));
  359. /* ddbwritel(0xbd, TS_OUTPUT_CONTROL(output->nr)); */
  360. ddbwritel(0x1d, TS_OUTPUT_CONTROL(output->nr));
  361. output->running = 1;
  362. spin_unlock_irq(&output->lock);
  363. }
  364. static void ddb_output_stop(struct ddb_output *output)
  365. {
  366. struct ddb *dev = output->port->dev;
  367. spin_lock_irq(&output->lock);
  368. ddbwritel(0, TS_OUTPUT_CONTROL(output->nr));
  369. ddbwritel(0, DMA_BUFFER_CONTROL(output->nr + 8));
  370. output->running = 0;
  371. spin_unlock_irq(&output->lock);
  372. }
  373. static u32 ddb_output_free(struct ddb_output *output)
  374. {
  375. u32 idx, off, stat = output->stat;
  376. s32 diff;
  377. idx = (stat >> 11) & 0x1f;
  378. off = (stat & 0x7ff) << 7;
  379. if (output->cbuf != idx) {
  380. if ((((output->cbuf + 1) % output->dma_buf_num) == idx) &&
  381. (output->dma_buf_size - output->coff <= 188))
  382. return 0;
  383. return 188;
  384. }
  385. diff = off - output->coff;
  386. if (diff <= 0 || diff > 188)
  387. return 188;
  388. return 0;
  389. }
  390. static ssize_t ddb_output_write(struct ddb_output *output,
  391. const u8 *buf, size_t count)
  392. {
  393. struct ddb *dev = output->port->dev;
  394. u32 idx, off, stat = output->stat;
  395. u32 left = count, len;
  396. idx = (stat >> 11) & 0x1f;
  397. off = (stat & 0x7ff) << 7;
  398. while (left) {
  399. len = output->dma_buf_size - output->coff;
  400. if ((((output->cbuf + 1) % output->dma_buf_num) == idx) &&
  401. (off == 0)) {
  402. if (len <= 188)
  403. break;
  404. len -= 188;
  405. }
  406. if (output->cbuf == idx) {
  407. if (off > output->coff) {
  408. #if 1
  409. len = off - output->coff;
  410. len -= (len % 188);
  411. if (len <= 188)
  412. #endif
  413. break;
  414. len -= 188;
  415. }
  416. }
  417. if (len > left)
  418. len = left;
  419. if (copy_from_user(output->vbuf[output->cbuf] + output->coff,
  420. buf, len))
  421. return -EIO;
  422. left -= len;
  423. buf += len;
  424. output->coff += len;
  425. if (output->coff == output->dma_buf_size) {
  426. output->coff = 0;
  427. output->cbuf = ((output->cbuf + 1) % output->dma_buf_num);
  428. }
  429. ddbwritel((output->cbuf << 11) | (output->coff >> 7),
  430. DMA_BUFFER_ACK(output->nr + 8));
  431. }
  432. return count - left;
  433. }
  434. static u32 ddb_input_avail(struct ddb_input *input)
  435. {
  436. struct ddb *dev = input->port->dev;
  437. u32 idx, off, stat = input->stat;
  438. u32 ctrl = ddbreadl(DMA_BUFFER_CONTROL(input->nr));
  439. idx = (stat >> 11) & 0x1f;
  440. off = (stat & 0x7ff) << 7;
  441. if (ctrl & 4) {
  442. printk(KERN_ERR "IA %d %d %08x\n", idx, off, ctrl);
  443. ddbwritel(input->stat, DMA_BUFFER_ACK(input->nr));
  444. return 0;
  445. }
  446. if (input->cbuf != idx)
  447. return 188;
  448. return 0;
  449. }
  450. static ssize_t ddb_input_read(struct ddb_input *input, u8 *buf, size_t count)
  451. {
  452. struct ddb *dev = input->port->dev;
  453. u32 left = count;
  454. u32 idx, free, stat = input->stat;
  455. int ret;
  456. idx = (stat >> 11) & 0x1f;
  457. while (left) {
  458. if (input->cbuf == idx)
  459. return count - left;
  460. free = input->dma_buf_size - input->coff;
  461. if (free > left)
  462. free = left;
  463. ret = copy_to_user(buf, input->vbuf[input->cbuf] +
  464. input->coff, free);
  465. if (ret)
  466. return -EFAULT;
  467. input->coff += free;
  468. if (input->coff == input->dma_buf_size) {
  469. input->coff = 0;
  470. input->cbuf = (input->cbuf+1) % input->dma_buf_num;
  471. }
  472. left -= free;
  473. ddbwritel((input->cbuf << 11) | (input->coff >> 7),
  474. DMA_BUFFER_ACK(input->nr));
  475. }
  476. return count;
  477. }
  478. /******************************************************************************/
  479. /******************************************************************************/
  480. /******************************************************************************/
  481. #if 0
  482. static struct ddb_input *fe2input(struct ddb *dev, struct dvb_frontend *fe)
  483. {
  484. int i;
  485. for (i = 0; i < dev->info->port_num * 2; i++) {
  486. if (dev->input[i].fe == fe)
  487. return &dev->input[i];
  488. }
  489. return NULL;
  490. }
  491. #endif
  492. static int drxk_gate_ctrl(struct dvb_frontend *fe, int enable)
  493. {
  494. struct ddb_input *input = fe->sec_priv;
  495. struct ddb_port *port = input->port;
  496. int status;
  497. if (enable) {
  498. mutex_lock(&port->i2c_gate_lock);
  499. status = input->gate_ctrl(fe, 1);
  500. } else {
  501. status = input->gate_ctrl(fe, 0);
  502. mutex_unlock(&port->i2c_gate_lock);
  503. }
  504. return status;
  505. }
  506. static int demod_attach_drxk(struct ddb_input *input)
  507. {
  508. struct i2c_adapter *i2c = &input->port->i2c->adap;
  509. struct dvb_frontend *fe;
  510. struct drxk_config config;
  511. memset(&config, 0, sizeof(config));
  512. config.microcode_name = "drxk_a3.mc";
  513. config.adr = 0x29 + (input->nr & 1);
  514. fe = input->fe = dvb_attach(drxk_attach, &config, i2c);
  515. if (!input->fe) {
  516. printk(KERN_ERR "No DRXK found!\n");
  517. return -ENODEV;
  518. }
  519. fe->sec_priv = input;
  520. input->gate_ctrl = fe->ops.i2c_gate_ctrl;
  521. fe->ops.i2c_gate_ctrl = drxk_gate_ctrl;
  522. return 0;
  523. }
  524. static int tuner_attach_tda18271(struct ddb_input *input)
  525. {
  526. struct i2c_adapter *i2c = &input->port->i2c->adap;
  527. struct dvb_frontend *fe;
  528. if (input->fe->ops.i2c_gate_ctrl)
  529. input->fe->ops.i2c_gate_ctrl(input->fe, 1);
  530. fe = dvb_attach(tda18271c2dd_attach, input->fe, i2c, 0x60);
  531. if (!fe) {
  532. printk(KERN_ERR "No TDA18271 found!\n");
  533. return -ENODEV;
  534. }
  535. if (input->fe->ops.i2c_gate_ctrl)
  536. input->fe->ops.i2c_gate_ctrl(input->fe, 0);
  537. return 0;
  538. }
  539. /******************************************************************************/
  540. /******************************************************************************/
  541. /******************************************************************************/
  542. static struct stv090x_config stv0900 = {
  543. .device = STV0900,
  544. .demod_mode = STV090x_DUAL,
  545. .clk_mode = STV090x_CLK_EXT,
  546. .xtal = 27000000,
  547. .address = 0x69,
  548. .ts1_mode = STV090x_TSMODE_SERIAL_PUNCTURED,
  549. .ts2_mode = STV090x_TSMODE_SERIAL_PUNCTURED,
  550. .repeater_level = STV090x_RPTLEVEL_16,
  551. .adc1_range = STV090x_ADC_1Vpp,
  552. .adc2_range = STV090x_ADC_1Vpp,
  553. .diseqc_envelope_mode = true,
  554. };
  555. static struct stv090x_config stv0900_aa = {
  556. .device = STV0900,
  557. .demod_mode = STV090x_DUAL,
  558. .clk_mode = STV090x_CLK_EXT,
  559. .xtal = 27000000,
  560. .address = 0x68,
  561. .ts1_mode = STV090x_TSMODE_SERIAL_PUNCTURED,
  562. .ts2_mode = STV090x_TSMODE_SERIAL_PUNCTURED,
  563. .repeater_level = STV090x_RPTLEVEL_16,
  564. .adc1_range = STV090x_ADC_1Vpp,
  565. .adc2_range = STV090x_ADC_1Vpp,
  566. .diseqc_envelope_mode = true,
  567. };
  568. static struct stv6110x_config stv6110a = {
  569. .addr = 0x60,
  570. .refclk = 27000000,
  571. .clk_div = 1,
  572. };
  573. static struct stv6110x_config stv6110b = {
  574. .addr = 0x63,
  575. .refclk = 27000000,
  576. .clk_div = 1,
  577. };
  578. static int demod_attach_stv0900(struct ddb_input *input, int type)
  579. {
  580. struct i2c_adapter *i2c = &input->port->i2c->adap;
  581. struct stv090x_config *feconf = type ? &stv0900_aa : &stv0900;
  582. input->fe = dvb_attach(stv090x_attach, feconf, i2c,
  583. (input->nr & 1) ? STV090x_DEMODULATOR_1
  584. : STV090x_DEMODULATOR_0);
  585. if (!input->fe) {
  586. printk(KERN_ERR "No STV0900 found!\n");
  587. return -ENODEV;
  588. }
  589. if (!dvb_attach(lnbh24_attach, input->fe, i2c, 0,
  590. 0, (input->nr & 1) ?
  591. (0x09 - type) : (0x0b - type))) {
  592. printk(KERN_ERR "No LNBH24 found!\n");
  593. return -ENODEV;
  594. }
  595. return 0;
  596. }
  597. static int tuner_attach_stv6110(struct ddb_input *input, int type)
  598. {
  599. struct i2c_adapter *i2c = &input->port->i2c->adap;
  600. struct stv090x_config *feconf = type ? &stv0900_aa : &stv0900;
  601. struct stv6110x_config *tunerconf = (input->nr & 1) ?
  602. &stv6110b : &stv6110a;
  603. struct stv6110x_devctl *ctl;
  604. ctl = dvb_attach(stv6110x_attach, input->fe, tunerconf, i2c);
  605. if (!ctl) {
  606. printk(KERN_ERR "No STV6110X found!\n");
  607. return -ENODEV;
  608. }
  609. printk(KERN_INFO "attach tuner input %d adr %02x\n",
  610. input->nr, tunerconf->addr);
  611. feconf->tuner_init = ctl->tuner_init;
  612. feconf->tuner_sleep = ctl->tuner_sleep;
  613. feconf->tuner_set_mode = ctl->tuner_set_mode;
  614. feconf->tuner_set_frequency = ctl->tuner_set_frequency;
  615. feconf->tuner_get_frequency = ctl->tuner_get_frequency;
  616. feconf->tuner_set_bandwidth = ctl->tuner_set_bandwidth;
  617. feconf->tuner_get_bandwidth = ctl->tuner_get_bandwidth;
  618. feconf->tuner_set_bbgain = ctl->tuner_set_bbgain;
  619. feconf->tuner_get_bbgain = ctl->tuner_get_bbgain;
  620. feconf->tuner_set_refclk = ctl->tuner_set_refclk;
  621. feconf->tuner_get_status = ctl->tuner_get_status;
  622. return 0;
  623. }
  624. static int my_dvb_dmx_ts_card_init(struct dvb_demux *dvbdemux, char *id,
  625. int (*start_feed)(struct dvb_demux_feed *),
  626. int (*stop_feed)(struct dvb_demux_feed *),
  627. void *priv)
  628. {
  629. dvbdemux->priv = priv;
  630. dvbdemux->filternum = 256;
  631. dvbdemux->feednum = 256;
  632. dvbdemux->start_feed = start_feed;
  633. dvbdemux->stop_feed = stop_feed;
  634. dvbdemux->write_to_decoder = NULL;
  635. dvbdemux->dmx.capabilities = (DMX_TS_FILTERING |
  636. DMX_SECTION_FILTERING |
  637. DMX_MEMORY_BASED_FILTERING);
  638. return dvb_dmx_init(dvbdemux);
  639. }
  640. static int my_dvb_dmxdev_ts_card_init(struct dmxdev *dmxdev,
  641. struct dvb_demux *dvbdemux,
  642. struct dmx_frontend *hw_frontend,
  643. struct dmx_frontend *mem_frontend,
  644. struct dvb_adapter *dvb_adapter)
  645. {
  646. int ret;
  647. dmxdev->filternum = 256;
  648. dmxdev->demux = &dvbdemux->dmx;
  649. dmxdev->capabilities = 0;
  650. ret = dvb_dmxdev_init(dmxdev, dvb_adapter);
  651. if (ret < 0)
  652. return ret;
  653. hw_frontend->source = DMX_FRONTEND_0;
  654. dvbdemux->dmx.add_frontend(&dvbdemux->dmx, hw_frontend);
  655. mem_frontend->source = DMX_MEMORY_FE;
  656. dvbdemux->dmx.add_frontend(&dvbdemux->dmx, mem_frontend);
  657. return dvbdemux->dmx.connect_frontend(&dvbdemux->dmx, hw_frontend);
  658. }
  659. static int start_feed(struct dvb_demux_feed *dvbdmxfeed)
  660. {
  661. struct dvb_demux *dvbdmx = dvbdmxfeed->demux;
  662. struct ddb_input *input = dvbdmx->priv;
  663. if (!input->users)
  664. ddb_input_start(input);
  665. return ++input->users;
  666. }
  667. static int stop_feed(struct dvb_demux_feed *dvbdmxfeed)
  668. {
  669. struct dvb_demux *dvbdmx = dvbdmxfeed->demux;
  670. struct ddb_input *input = dvbdmx->priv;
  671. if (--input->users)
  672. return input->users;
  673. ddb_input_stop(input);
  674. return 0;
  675. }
  676. static void dvb_input_detach(struct ddb_input *input)
  677. {
  678. struct dvb_adapter *adap = &input->adap;
  679. struct dvb_demux *dvbdemux = &input->demux;
  680. switch (input->attached) {
  681. case 5:
  682. if (input->fe2)
  683. dvb_unregister_frontend(input->fe2);
  684. if (input->fe) {
  685. dvb_unregister_frontend(input->fe);
  686. dvb_frontend_detach(input->fe);
  687. input->fe = NULL;
  688. }
  689. case 4:
  690. dvb_net_release(&input->dvbnet);
  691. case 3:
  692. dvbdemux->dmx.close(&dvbdemux->dmx);
  693. dvbdemux->dmx.remove_frontend(&dvbdemux->dmx,
  694. &input->hw_frontend);
  695. dvbdemux->dmx.remove_frontend(&dvbdemux->dmx,
  696. &input->mem_frontend);
  697. dvb_dmxdev_release(&input->dmxdev);
  698. case 2:
  699. dvb_dmx_release(&input->demux);
  700. case 1:
  701. dvb_unregister_adapter(adap);
  702. }
  703. input->attached = 0;
  704. }
  705. static int dvb_input_attach(struct ddb_input *input)
  706. {
  707. int ret;
  708. struct ddb_port *port = input->port;
  709. struct dvb_adapter *adap = &input->adap;
  710. struct dvb_demux *dvbdemux = &input->demux;
  711. ret = dvb_register_adapter(adap, "DDBridge", THIS_MODULE,
  712. &input->port->dev->pdev->dev,
  713. adapter_nr);
  714. if (ret < 0) {
  715. printk(KERN_ERR "ddbridge: Could not register adapter."
  716. "Check if you enabled enough adapters in dvb-core!\n");
  717. return ret;
  718. }
  719. input->attached = 1;
  720. ret = my_dvb_dmx_ts_card_init(dvbdemux, "SW demux",
  721. start_feed,
  722. stop_feed, input);
  723. if (ret < 0)
  724. return ret;
  725. input->attached = 2;
  726. ret = my_dvb_dmxdev_ts_card_init(&input->dmxdev, &input->demux,
  727. &input->hw_frontend,
  728. &input->mem_frontend, adap);
  729. if (ret < 0)
  730. return ret;
  731. input->attached = 3;
  732. ret = dvb_net_init(adap, &input->dvbnet, input->dmxdev.demux);
  733. if (ret < 0)
  734. return ret;
  735. input->attached = 4;
  736. input->fe = 0;
  737. switch (port->type) {
  738. case DDB_TUNER_DVBS_ST:
  739. if (demod_attach_stv0900(input, 0) < 0)
  740. return -ENODEV;
  741. if (tuner_attach_stv6110(input, 0) < 0)
  742. return -ENODEV;
  743. if (input->fe) {
  744. if (dvb_register_frontend(adap, input->fe) < 0)
  745. return -ENODEV;
  746. }
  747. break;
  748. case DDB_TUNER_DVBS_ST_AA:
  749. if (demod_attach_stv0900(input, 1) < 0)
  750. return -ENODEV;
  751. if (tuner_attach_stv6110(input, 1) < 0)
  752. return -ENODEV;
  753. if (input->fe) {
  754. if (dvb_register_frontend(adap, input->fe) < 0)
  755. return -ENODEV;
  756. }
  757. break;
  758. case DDB_TUNER_DVBCT_TR:
  759. if (demod_attach_drxk(input) < 0)
  760. return -ENODEV;
  761. if (tuner_attach_tda18271(input) < 0)
  762. return -ENODEV;
  763. if (input->fe) {
  764. if (dvb_register_frontend(adap, input->fe) < 0)
  765. return -ENODEV;
  766. }
  767. if (input->fe2) {
  768. if (dvb_register_frontend(adap, input->fe2) < 0)
  769. return -ENODEV;
  770. input->fe2->tuner_priv = input->fe->tuner_priv;
  771. memcpy(&input->fe2->ops.tuner_ops,
  772. &input->fe->ops.tuner_ops,
  773. sizeof(struct dvb_tuner_ops));
  774. }
  775. break;
  776. }
  777. input->attached = 5;
  778. return 0;
  779. }
  780. /****************************************************************************/
  781. /****************************************************************************/
  782. static ssize_t ts_write(struct file *file, const char *buf,
  783. size_t count, loff_t *ppos)
  784. {
  785. struct dvb_device *dvbdev = file->private_data;
  786. struct ddb_output *output = dvbdev->priv;
  787. size_t left = count;
  788. int stat;
  789. while (left) {
  790. if (ddb_output_free(output) < 188) {
  791. if (file->f_flags & O_NONBLOCK)
  792. break;
  793. if (wait_event_interruptible(
  794. output->wq, ddb_output_free(output) >= 188) < 0)
  795. break;
  796. }
  797. stat = ddb_output_write(output, buf, left);
  798. if (stat < 0)
  799. break;
  800. buf += stat;
  801. left -= stat;
  802. }
  803. return (left == count) ? -EAGAIN : (count - left);
  804. }
  805. static ssize_t ts_read(struct file *file, char *buf,
  806. size_t count, loff_t *ppos)
  807. {
  808. struct dvb_device *dvbdev = file->private_data;
  809. struct ddb_output *output = dvbdev->priv;
  810. struct ddb_input *input = output->port->input[0];
  811. int left, read;
  812. count -= count % 188;
  813. left = count;
  814. while (left) {
  815. if (ddb_input_avail(input) < 188) {
  816. if (file->f_flags & O_NONBLOCK)
  817. break;
  818. if (wait_event_interruptible(
  819. input->wq, ddb_input_avail(input) >= 188) < 0)
  820. break;
  821. }
  822. read = ddb_input_read(input, buf, left);
  823. if (read < 0)
  824. return read;
  825. left -= read;
  826. buf += read;
  827. }
  828. return (left == count) ? -EAGAIN : (count - left);
  829. }
  830. static unsigned int ts_poll(struct file *file, poll_table *wait)
  831. {
  832. /*
  833. struct dvb_device *dvbdev = file->private_data;
  834. struct ddb_output *output = dvbdev->priv;
  835. struct ddb_input *input = output->port->input[0];
  836. */
  837. unsigned int mask = 0;
  838. #if 0
  839. if (data_avail_to_read)
  840. mask |= POLLIN | POLLRDNORM;
  841. if (data_avail_to_write)
  842. mask |= POLLOUT | POLLWRNORM;
  843. poll_wait(file, &read_queue, wait);
  844. poll_wait(file, &write_queue, wait);
  845. #endif
  846. return mask;
  847. }
  848. static const struct file_operations ci_fops = {
  849. .owner = THIS_MODULE,
  850. .read = ts_read,
  851. .write = ts_write,
  852. .open = dvb_generic_open,
  853. .release = dvb_generic_release,
  854. .poll = ts_poll,
  855. .mmap = 0,
  856. };
  857. static struct dvb_device dvbdev_ci = {
  858. .priv = 0,
  859. .readers = -1,
  860. .writers = -1,
  861. .users = -1,
  862. .fops = &ci_fops,
  863. };
  864. /****************************************************************************/
  865. /****************************************************************************/
  866. /****************************************************************************/
  867. static void input_tasklet(unsigned long data)
  868. {
  869. struct ddb_input *input = (struct ddb_input *) data;
  870. struct ddb *dev = input->port->dev;
  871. spin_lock(&input->lock);
  872. if (!input->running) {
  873. spin_unlock(&input->lock);
  874. return;
  875. }
  876. input->stat = ddbreadl(DMA_BUFFER_CURRENT(input->nr));
  877. if (input->port->class == DDB_PORT_TUNER) {
  878. if (4&ddbreadl(DMA_BUFFER_CONTROL(input->nr)))
  879. printk(KERN_ERR "Overflow input %d\n", input->nr);
  880. while (input->cbuf != ((input->stat >> 11) & 0x1f)
  881. || (4&ddbreadl(DMA_BUFFER_CONTROL(input->nr)))) {
  882. dvb_dmx_swfilter_packets(&input->demux,
  883. input->vbuf[input->cbuf],
  884. input->dma_buf_size / 188);
  885. input->cbuf = (input->cbuf + 1) % input->dma_buf_num;
  886. ddbwritel((input->cbuf << 11),
  887. DMA_BUFFER_ACK(input->nr));
  888. input->stat = ddbreadl(DMA_BUFFER_CURRENT(input->nr));
  889. }
  890. }
  891. if (input->port->class == DDB_PORT_CI)
  892. wake_up(&input->wq);
  893. spin_unlock(&input->lock);
  894. }
  895. static void output_tasklet(unsigned long data)
  896. {
  897. struct ddb_output *output = (struct ddb_output *) data;
  898. struct ddb *dev = output->port->dev;
  899. spin_lock(&output->lock);
  900. if (!output->running) {
  901. spin_unlock(&output->lock);
  902. return;
  903. }
  904. output->stat = ddbreadl(DMA_BUFFER_CURRENT(output->nr + 8));
  905. wake_up(&output->wq);
  906. spin_unlock(&output->lock);
  907. }
  908. struct cxd2099_cfg cxd_cfg = {
  909. .bitrate = 62000,
  910. .adr = 0x40,
  911. .polarity = 1,
  912. .clock_mode = 1,
  913. };
  914. static int ddb_ci_attach(struct ddb_port *port)
  915. {
  916. int ret;
  917. ret = dvb_register_adapter(&port->output->adap,
  918. "DDBridge",
  919. THIS_MODULE,
  920. &port->dev->pdev->dev,
  921. adapter_nr);
  922. if (ret < 0)
  923. return ret;
  924. port->en = cxd2099_attach(&cxd_cfg, port, &port->i2c->adap);
  925. if (!port->en) {
  926. dvb_unregister_adapter(&port->output->adap);
  927. return -ENODEV;
  928. }
  929. ddb_input_start(port->input[0]);
  930. ddb_output_start(port->output);
  931. dvb_ca_en50221_init(&port->output->adap,
  932. port->en, 0, 1);
  933. ret = dvb_register_device(&port->output->adap, &port->output->dev,
  934. &dvbdev_ci, (void *) port->output,
  935. DVB_DEVICE_SEC);
  936. return ret;
  937. }
  938. static int ddb_port_attach(struct ddb_port *port)
  939. {
  940. int ret = 0;
  941. switch (port->class) {
  942. case DDB_PORT_TUNER:
  943. ret = dvb_input_attach(port->input[0]);
  944. if (ret < 0)
  945. break;
  946. ret = dvb_input_attach(port->input[1]);
  947. break;
  948. case DDB_PORT_CI:
  949. ret = ddb_ci_attach(port);
  950. break;
  951. default:
  952. break;
  953. }
  954. if (ret < 0)
  955. printk(KERN_ERR "port_attach on port %d failed\n", port->nr);
  956. return ret;
  957. }
  958. static int ddb_ports_attach(struct ddb *dev)
  959. {
  960. int i, ret = 0;
  961. struct ddb_port *port;
  962. for (i = 0; i < dev->info->port_num; i++) {
  963. port = &dev->port[i];
  964. ret = ddb_port_attach(port);
  965. if (ret < 0)
  966. break;
  967. }
  968. return ret;
  969. }
  970. static void ddb_ports_detach(struct ddb *dev)
  971. {
  972. int i;
  973. struct ddb_port *port;
  974. for (i = 0; i < dev->info->port_num; i++) {
  975. port = &dev->port[i];
  976. switch (port->class) {
  977. case DDB_PORT_TUNER:
  978. dvb_input_detach(port->input[0]);
  979. dvb_input_detach(port->input[1]);
  980. break;
  981. case DDB_PORT_CI:
  982. if (port->output->dev)
  983. dvb_unregister_device(port->output->dev);
  984. if (port->en) {
  985. ddb_input_stop(port->input[0]);
  986. ddb_output_stop(port->output);
  987. dvb_ca_en50221_release(port->en);
  988. kfree(port->en);
  989. port->en = 0;
  990. dvb_unregister_adapter(&port->output->adap);
  991. }
  992. break;
  993. }
  994. }
  995. }
  996. /****************************************************************************/
  997. /****************************************************************************/
  998. static int port_has_ci(struct ddb_port *port)
  999. {
  1000. u8 val;
  1001. return i2c_read_reg(&port->i2c->adap, 0x40, 0, &val) ? 0 : 1;
  1002. }
  1003. static int port_has_stv0900(struct ddb_port *port)
  1004. {
  1005. u8 val;
  1006. if (i2c_read_reg16(&port->i2c->adap, 0x69, 0xf100, &val) < 0)
  1007. return 0;
  1008. return 1;
  1009. }
  1010. static int port_has_stv0900_aa(struct ddb_port *port)
  1011. {
  1012. u8 val;
  1013. if (i2c_read_reg16(&port->i2c->adap, 0x68, 0xf100, &val) < 0)
  1014. return 0;
  1015. return 1;
  1016. }
  1017. static int port_has_drxks(struct ddb_port *port)
  1018. {
  1019. u8 val;
  1020. if (i2c_read(&port->i2c->adap, 0x29, &val) < 0)
  1021. return 0;
  1022. if (i2c_read(&port->i2c->adap, 0x2a, &val) < 0)
  1023. return 0;
  1024. return 1;
  1025. }
  1026. static void ddb_port_probe(struct ddb_port *port)
  1027. {
  1028. struct ddb *dev = port->dev;
  1029. char *modname = "NO MODULE";
  1030. port->class = DDB_PORT_NONE;
  1031. if (port_has_ci(port)) {
  1032. modname = "CI";
  1033. port->class = DDB_PORT_CI;
  1034. ddbwritel(I2C_SPEED_400, port->i2c->regs + I2C_TIMING);
  1035. } else if (port_has_stv0900(port)) {
  1036. modname = "DUAL DVB-S2";
  1037. port->class = DDB_PORT_TUNER;
  1038. port->type = DDB_TUNER_DVBS_ST;
  1039. ddbwritel(I2C_SPEED_100, port->i2c->regs + I2C_TIMING);
  1040. } else if (port_has_stv0900_aa(port)) {
  1041. modname = "DUAL DVB-S2";
  1042. port->class = DDB_PORT_TUNER;
  1043. port->type = DDB_TUNER_DVBS_ST_AA;
  1044. ddbwritel(I2C_SPEED_100, port->i2c->regs + I2C_TIMING);
  1045. } else if (port_has_drxks(port)) {
  1046. modname = "DUAL DVB-C/T";
  1047. port->class = DDB_PORT_TUNER;
  1048. port->type = DDB_TUNER_DVBCT_TR;
  1049. ddbwritel(I2C_SPEED_400, port->i2c->regs + I2C_TIMING);
  1050. }
  1051. printk(KERN_INFO "Port %d (TAB %d): %s\n",
  1052. port->nr, port->nr+1, modname);
  1053. }
  1054. static void ddb_input_init(struct ddb_port *port, int nr)
  1055. {
  1056. struct ddb *dev = port->dev;
  1057. struct ddb_input *input = &dev->input[nr];
  1058. input->nr = nr;
  1059. input->port = port;
  1060. input->dma_buf_num = INPUT_DMA_BUFS;
  1061. input->dma_buf_size = INPUT_DMA_SIZE;
  1062. ddbwritel(0, TS_INPUT_CONTROL(nr));
  1063. ddbwritel(2, TS_INPUT_CONTROL(nr));
  1064. ddbwritel(0, TS_INPUT_CONTROL(nr));
  1065. ddbwritel(0, DMA_BUFFER_ACK(nr));
  1066. tasklet_init(&input->tasklet, input_tasklet, (unsigned long) input);
  1067. spin_lock_init(&input->lock);
  1068. init_waitqueue_head(&input->wq);
  1069. }
  1070. static void ddb_output_init(struct ddb_port *port, int nr)
  1071. {
  1072. struct ddb *dev = port->dev;
  1073. struct ddb_output *output = &dev->output[nr];
  1074. output->nr = nr;
  1075. output->port = port;
  1076. output->dma_buf_num = OUTPUT_DMA_BUFS;
  1077. output->dma_buf_size = OUTPUT_DMA_SIZE;
  1078. ddbwritel(0, TS_OUTPUT_CONTROL(nr));
  1079. ddbwritel(2, TS_OUTPUT_CONTROL(nr));
  1080. ddbwritel(0, TS_OUTPUT_CONTROL(nr));
  1081. tasklet_init(&output->tasklet, output_tasklet, (unsigned long) output);
  1082. init_waitqueue_head(&output->wq);
  1083. }
  1084. static void ddb_ports_init(struct ddb *dev)
  1085. {
  1086. int i;
  1087. struct ddb_port *port;
  1088. for (i = 0; i < dev->info->port_num; i++) {
  1089. port = &dev->port[i];
  1090. port->dev = dev;
  1091. port->nr = i;
  1092. port->i2c = &dev->i2c[i];
  1093. port->input[0] = &dev->input[2 * i];
  1094. port->input[1] = &dev->input[2 * i + 1];
  1095. port->output = &dev->output[i];
  1096. mutex_init(&port->i2c_gate_lock);
  1097. ddb_port_probe(port);
  1098. ddb_input_init(port, 2 * i);
  1099. ddb_input_init(port, 2 * i + 1);
  1100. ddb_output_init(port, i);
  1101. }
  1102. }
  1103. static void ddb_ports_release(struct ddb *dev)
  1104. {
  1105. int i;
  1106. struct ddb_port *port;
  1107. for (i = 0; i < dev->info->port_num; i++) {
  1108. port = &dev->port[i];
  1109. port->dev = dev;
  1110. tasklet_kill(&port->input[0]->tasklet);
  1111. tasklet_kill(&port->input[1]->tasklet);
  1112. tasklet_kill(&port->output->tasklet);
  1113. }
  1114. }
  1115. /****************************************************************************/
  1116. /****************************************************************************/
  1117. /****************************************************************************/
  1118. static void irq_handle_i2c(struct ddb *dev, int n)
  1119. {
  1120. struct ddb_i2c *i2c = &dev->i2c[n];
  1121. i2c->done = 1;
  1122. wake_up(&i2c->wq);
  1123. }
  1124. static irqreturn_t irq_handler(int irq, void *dev_id)
  1125. {
  1126. struct ddb *dev = (struct ddb *) dev_id;
  1127. u32 s = ddbreadl(INTERRUPT_STATUS);
  1128. if (!s)
  1129. return IRQ_NONE;
  1130. do {
  1131. ddbwritel(s, INTERRUPT_ACK);
  1132. if (s & 0x00000001)
  1133. irq_handle_i2c(dev, 0);
  1134. if (s & 0x00000002)
  1135. irq_handle_i2c(dev, 1);
  1136. if (s & 0x00000004)
  1137. irq_handle_i2c(dev, 2);
  1138. if (s & 0x00000008)
  1139. irq_handle_i2c(dev, 3);
  1140. if (s & 0x00000100)
  1141. tasklet_schedule(&dev->input[0].tasklet);
  1142. if (s & 0x00000200)
  1143. tasklet_schedule(&dev->input[1].tasklet);
  1144. if (s & 0x00000400)
  1145. tasklet_schedule(&dev->input[2].tasklet);
  1146. if (s & 0x00000800)
  1147. tasklet_schedule(&dev->input[3].tasklet);
  1148. if (s & 0x00001000)
  1149. tasklet_schedule(&dev->input[4].tasklet);
  1150. if (s & 0x00002000)
  1151. tasklet_schedule(&dev->input[5].tasklet);
  1152. if (s & 0x00004000)
  1153. tasklet_schedule(&dev->input[6].tasklet);
  1154. if (s & 0x00008000)
  1155. tasklet_schedule(&dev->input[7].tasklet);
  1156. if (s & 0x00010000)
  1157. tasklet_schedule(&dev->output[0].tasklet);
  1158. if (s & 0x00020000)
  1159. tasklet_schedule(&dev->output[1].tasklet);
  1160. if (s & 0x00040000)
  1161. tasklet_schedule(&dev->output[2].tasklet);
  1162. if (s & 0x00080000)
  1163. tasklet_schedule(&dev->output[3].tasklet);
  1164. /* if (s & 0x000f0000) printk(KERN_DEBUG "%08x\n", istat); */
  1165. } while ((s = ddbreadl(INTERRUPT_STATUS)));
  1166. return IRQ_HANDLED;
  1167. }
  1168. /******************************************************************************/
  1169. /******************************************************************************/
  1170. /******************************************************************************/
  1171. static int flashio(struct ddb *dev, u8 *wbuf, u32 wlen, u8 *rbuf, u32 rlen)
  1172. {
  1173. u32 data, shift;
  1174. if (wlen > 4)
  1175. ddbwritel(1, SPI_CONTROL);
  1176. while (wlen > 4) {
  1177. /* FIXME: check for big-endian */
  1178. data = swab32(*(u32 *)wbuf);
  1179. wbuf += 4;
  1180. wlen -= 4;
  1181. ddbwritel(data, SPI_DATA);
  1182. while (ddbreadl(SPI_CONTROL) & 0x0004)
  1183. ;
  1184. }
  1185. if (rlen)
  1186. ddbwritel(0x0001 | ((wlen << (8 + 3)) & 0x1f00), SPI_CONTROL);
  1187. else
  1188. ddbwritel(0x0003 | ((wlen << (8 + 3)) & 0x1f00), SPI_CONTROL);
  1189. data = 0;
  1190. shift = ((4 - wlen) * 8);
  1191. while (wlen) {
  1192. data <<= 8;
  1193. data |= *wbuf;
  1194. wlen--;
  1195. wbuf++;
  1196. }
  1197. if (shift)
  1198. data <<= shift;
  1199. ddbwritel(data, SPI_DATA);
  1200. while (ddbreadl(SPI_CONTROL) & 0x0004)
  1201. ;
  1202. if (!rlen) {
  1203. ddbwritel(0, SPI_CONTROL);
  1204. return 0;
  1205. }
  1206. if (rlen > 4)
  1207. ddbwritel(1, SPI_CONTROL);
  1208. while (rlen > 4) {
  1209. ddbwritel(0xffffffff, SPI_DATA);
  1210. while (ddbreadl(SPI_CONTROL) & 0x0004)
  1211. ;
  1212. data = ddbreadl(SPI_DATA);
  1213. *(u32 *) rbuf = swab32(data);
  1214. rbuf += 4;
  1215. rlen -= 4;
  1216. }
  1217. ddbwritel(0x0003 | ((rlen << (8 + 3)) & 0x1F00), SPI_CONTROL);
  1218. ddbwritel(0xffffffff, SPI_DATA);
  1219. while (ddbreadl(SPI_CONTROL) & 0x0004)
  1220. ;
  1221. data = ddbreadl(SPI_DATA);
  1222. ddbwritel(0, SPI_CONTROL);
  1223. if (rlen < 4)
  1224. data <<= ((4 - rlen) * 8);
  1225. while (rlen > 0) {
  1226. *rbuf = ((data >> 24) & 0xff);
  1227. data <<= 8;
  1228. rbuf++;
  1229. rlen--;
  1230. }
  1231. return 0;
  1232. }
  1233. #define DDB_MAGIC 'd'
  1234. struct ddb_flashio {
  1235. __u8 *write_buf;
  1236. __u32 write_len;
  1237. __u8 *read_buf;
  1238. __u32 read_len;
  1239. };
  1240. #define IOCTL_DDB_FLASHIO _IOWR(DDB_MAGIC, 0x00, struct ddb_flashio)
  1241. #define DDB_NAME "ddbridge"
  1242. static u32 ddb_num;
  1243. static struct ddb *ddbs[32];
  1244. static struct class *ddb_class;
  1245. static int ddb_major;
  1246. static int ddb_open(struct inode *inode, struct file *file)
  1247. {
  1248. struct ddb *dev = ddbs[iminor(inode)];
  1249. file->private_data = dev;
  1250. return 0;
  1251. }
  1252. static long ddb_ioctl(struct file *file, unsigned int cmd, unsigned long arg)
  1253. {
  1254. struct ddb *dev = file->private_data;
  1255. void *parg = (void *)arg;
  1256. int res;
  1257. switch (cmd) {
  1258. case IOCTL_DDB_FLASHIO:
  1259. {
  1260. struct ddb_flashio fio;
  1261. u8 *rbuf, *wbuf;
  1262. if (copy_from_user(&fio, parg, sizeof(fio)))
  1263. return -EFAULT;
  1264. if (fio.write_len > 1028 || fio.read_len > 1028)
  1265. return -EINVAL;
  1266. if (fio.write_len + fio.read_len > 1028)
  1267. return -EINVAL;
  1268. wbuf = &dev->iobuf[0];
  1269. rbuf = wbuf + fio.write_len;
  1270. if (copy_from_user(wbuf, fio.write_buf, fio.write_len))
  1271. return -EFAULT;
  1272. res = flashio(dev, wbuf, fio.write_len, rbuf, fio.read_len);
  1273. if (res)
  1274. return res;
  1275. if (copy_to_user(fio.read_buf, rbuf, fio.read_len))
  1276. return -EFAULT;
  1277. break;
  1278. }
  1279. default:
  1280. return -ENOTTY;
  1281. }
  1282. return 0;
  1283. }
  1284. static const struct file_operations ddb_fops = {
  1285. .unlocked_ioctl = ddb_ioctl,
  1286. .open = ddb_open,
  1287. };
  1288. static char *ddb_devnode(struct device *device, umode_t *mode)
  1289. {
  1290. struct ddb *dev = dev_get_drvdata(device);
  1291. return kasprintf(GFP_KERNEL, "ddbridge/card%d", dev->nr);
  1292. }
  1293. static int ddb_class_create(void)
  1294. {
  1295. ddb_major = register_chrdev(0, DDB_NAME, &ddb_fops);
  1296. if (ddb_major < 0)
  1297. return ddb_major;
  1298. ddb_class = class_create(THIS_MODULE, DDB_NAME);
  1299. if (IS_ERR(ddb_class)) {
  1300. unregister_chrdev(ddb_major, DDB_NAME);
  1301. return -1;
  1302. }
  1303. ddb_class->devnode = ddb_devnode;
  1304. return 0;
  1305. }
  1306. static void ddb_class_destroy(void)
  1307. {
  1308. class_destroy(ddb_class);
  1309. unregister_chrdev(ddb_major, DDB_NAME);
  1310. }
  1311. static int ddb_device_create(struct ddb *dev)
  1312. {
  1313. dev->nr = ddb_num++;
  1314. dev->ddb_dev = device_create(ddb_class, NULL,
  1315. MKDEV(ddb_major, dev->nr),
  1316. dev, "ddbridge%d", dev->nr);
  1317. ddbs[dev->nr] = dev;
  1318. if (IS_ERR(dev->ddb_dev))
  1319. return -1;
  1320. return 0;
  1321. }
  1322. static void ddb_device_destroy(struct ddb *dev)
  1323. {
  1324. ddb_num--;
  1325. if (IS_ERR(dev->ddb_dev))
  1326. return;
  1327. device_destroy(ddb_class, MKDEV(ddb_major, 0));
  1328. }
  1329. /****************************************************************************/
  1330. /****************************************************************************/
  1331. /****************************************************************************/
  1332. static void ddb_unmap(struct ddb *dev)
  1333. {
  1334. if (dev->regs)
  1335. iounmap(dev->regs);
  1336. vfree(dev);
  1337. }
  1338. static void __devexit ddb_remove(struct pci_dev *pdev)
  1339. {
  1340. struct ddb *dev = (struct ddb *) pci_get_drvdata(pdev);
  1341. ddb_ports_detach(dev);
  1342. ddb_i2c_release(dev);
  1343. ddbwritel(0, INTERRUPT_ENABLE);
  1344. free_irq(dev->pdev->irq, dev);
  1345. #ifdef CONFIG_PCI_MSI
  1346. if (dev->msi)
  1347. pci_disable_msi(dev->pdev);
  1348. #endif
  1349. ddb_ports_release(dev);
  1350. ddb_buffers_free(dev);
  1351. ddb_device_destroy(dev);
  1352. ddb_unmap(dev);
  1353. pci_set_drvdata(pdev, 0);
  1354. pci_disable_device(pdev);
  1355. }
  1356. static int __devinit ddb_probe(struct pci_dev *pdev,
  1357. const struct pci_device_id *id)
  1358. {
  1359. struct ddb *dev;
  1360. int stat = 0;
  1361. int irq_flag = IRQF_SHARED;
  1362. if (pci_enable_device(pdev) < 0)
  1363. return -ENODEV;
  1364. dev = vmalloc(sizeof(struct ddb));
  1365. if (dev == NULL)
  1366. return -ENOMEM;
  1367. memset(dev, 0, sizeof(struct ddb));
  1368. dev->pdev = pdev;
  1369. pci_set_drvdata(pdev, dev);
  1370. dev->info = (struct ddb_info *) id->driver_data;
  1371. printk(KERN_INFO "DDBridge driver detected: %s\n", dev->info->name);
  1372. dev->regs = ioremap(pci_resource_start(dev->pdev, 0),
  1373. pci_resource_len(dev->pdev, 0));
  1374. if (!dev->regs) {
  1375. stat = -ENOMEM;
  1376. goto fail;
  1377. }
  1378. printk(KERN_INFO "HW %08x FW %08x\n", ddbreadl(0), ddbreadl(4));
  1379. #ifdef CONFIG_PCI_MSI
  1380. if (pci_msi_enabled())
  1381. stat = pci_enable_msi(dev->pdev);
  1382. if (stat) {
  1383. printk(KERN_INFO ": MSI not available.\n");
  1384. } else {
  1385. irq_flag = 0;
  1386. dev->msi = 1;
  1387. }
  1388. #endif
  1389. stat = request_irq(dev->pdev->irq, irq_handler,
  1390. irq_flag, "DDBridge", (void *) dev);
  1391. if (stat < 0)
  1392. goto fail1;
  1393. ddbwritel(0, DMA_BASE_WRITE);
  1394. ddbwritel(0, DMA_BASE_READ);
  1395. ddbwritel(0xffffffff, INTERRUPT_ACK);
  1396. ddbwritel(0xfff0f, INTERRUPT_ENABLE);
  1397. ddbwritel(0, MSI1_ENABLE);
  1398. if (ddb_i2c_init(dev) < 0)
  1399. goto fail1;
  1400. ddb_ports_init(dev);
  1401. if (ddb_buffers_alloc(dev) < 0) {
  1402. printk(KERN_INFO ": Could not allocate buffer memory\n");
  1403. goto fail2;
  1404. }
  1405. if (ddb_ports_attach(dev) < 0)
  1406. goto fail3;
  1407. ddb_device_create(dev);
  1408. return 0;
  1409. fail3:
  1410. ddb_ports_detach(dev);
  1411. printk(KERN_ERR "fail3\n");
  1412. ddb_ports_release(dev);
  1413. fail2:
  1414. printk(KERN_ERR "fail2\n");
  1415. ddb_buffers_free(dev);
  1416. fail1:
  1417. printk(KERN_ERR "fail1\n");
  1418. if (dev->msi)
  1419. pci_disable_msi(dev->pdev);
  1420. free_irq(dev->pdev->irq, dev);
  1421. fail:
  1422. printk(KERN_ERR "fail\n");
  1423. ddb_unmap(dev);
  1424. pci_set_drvdata(pdev, 0);
  1425. pci_disable_device(pdev);
  1426. return -1;
  1427. }
  1428. /******************************************************************************/
  1429. /******************************************************************************/
  1430. /******************************************************************************/
  1431. static struct ddb_info ddb_none = {
  1432. .type = DDB_NONE,
  1433. .name = "Digital Devices PCIe bridge",
  1434. };
  1435. static struct ddb_info ddb_octopus = {
  1436. .type = DDB_OCTOPUS,
  1437. .name = "Digital Devices Octopus DVB adapter",
  1438. .port_num = 4,
  1439. };
  1440. static struct ddb_info ddb_octopus_le = {
  1441. .type = DDB_OCTOPUS,
  1442. .name = "Digital Devices Octopus LE DVB adapter",
  1443. .port_num = 2,
  1444. };
  1445. static struct ddb_info ddb_v6 = {
  1446. .type = DDB_OCTOPUS,
  1447. .name = "Digital Devices Cine S2 V6 DVB adapter",
  1448. .port_num = 3,
  1449. };
  1450. #define DDVID 0xdd01 /* Digital Devices Vendor ID */
  1451. #define DDB_ID(_vend, _dev, _subvend, _subdev, _driverdata) { \
  1452. .vendor = _vend, .device = _dev, \
  1453. .subvendor = _subvend, .subdevice = _subdev, \
  1454. .driver_data = (unsigned long)&_driverdata }
  1455. static const struct pci_device_id ddb_id_tbl[] __devinitdata = {
  1456. DDB_ID(DDVID, 0x0002, DDVID, 0x0001, ddb_octopus),
  1457. DDB_ID(DDVID, 0x0003, DDVID, 0x0001, ddb_octopus),
  1458. DDB_ID(DDVID, 0x0003, DDVID, 0x0002, ddb_octopus_le),
  1459. DDB_ID(DDVID, 0x0003, DDVID, 0x0010, ddb_octopus),
  1460. DDB_ID(DDVID, 0x0003, DDVID, 0x0020, ddb_v6),
  1461. /* in case sub-ids got deleted in flash */
  1462. DDB_ID(DDVID, 0x0003, PCI_ANY_ID, PCI_ANY_ID, ddb_none),
  1463. {0}
  1464. };
  1465. MODULE_DEVICE_TABLE(pci, ddb_id_tbl);
  1466. static struct pci_driver ddb_pci_driver = {
  1467. .name = "DDBridge",
  1468. .id_table = ddb_id_tbl,
  1469. .probe = ddb_probe,
  1470. .remove = ddb_remove,
  1471. };
  1472. static __init int module_init_ddbridge(void)
  1473. {
  1474. printk(KERN_INFO "Digital Devices PCIE bridge driver, "
  1475. "Copyright (C) 2010-11 Digital Devices GmbH\n");
  1476. if (ddb_class_create())
  1477. return -1;
  1478. return pci_register_driver(&ddb_pci_driver);
  1479. }
  1480. static __exit void module_exit_ddbridge(void)
  1481. {
  1482. pci_unregister_driver(&ddb_pci_driver);
  1483. ddb_class_destroy();
  1484. }
  1485. module_init(module_init_ddbridge);
  1486. module_exit(module_exit_ddbridge);
  1487. MODULE_DESCRIPTION("Digital Devices PCIe Bridge");
  1488. MODULE_AUTHOR("Ralph Metzler");
  1489. MODULE_LICENSE("GPL");
  1490. MODULE_VERSION("0.5");