holly.c 7.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286
  1. /*
  2. * Board setup routines for the IBM 750GX/CL platform w/ TSI10x bridge
  3. *
  4. * Copyright 2007 IBM Corporation
  5. *
  6. * Stephen Winiecki <stevewin@us.ibm.com>
  7. * Josh Boyer <jwboyer@linux.vnet.ibm.com>
  8. *
  9. * Based on code from mpc7448_hpc2.c
  10. *
  11. * This program is free software; you can redistribute it and/or
  12. * modify it under the terms of the GNU General Public License
  13. * version 2 as published by the Free Software Foundation.
  14. */
  15. #include <linux/stddef.h>
  16. #include <linux/kernel.h>
  17. #include <linux/pci.h>
  18. #include <linux/kdev_t.h>
  19. #include <linux/console.h>
  20. #include <linux/delay.h>
  21. #include <linux/irq.h>
  22. #include <linux/seq_file.h>
  23. #include <linux/root_dev.h>
  24. #include <linux/serial.h>
  25. #include <linux/tty.h>
  26. #include <linux/serial_core.h>
  27. #include <linux/of_platform.h>
  28. #include <linux/module.h>
  29. #include <asm/system.h>
  30. #include <asm/time.h>
  31. #include <asm/machdep.h>
  32. #include <asm/prom.h>
  33. #include <asm/udbg.h>
  34. #include <asm/tsi108.h>
  35. #include <asm/pci-bridge.h>
  36. #include <asm/reg.h>
  37. #include <mm/mmu_decl.h>
  38. #include <asm/tsi108_irq.h>
  39. #include <asm/tsi108_pci.h>
  40. #include <asm/mpic.h>
  41. #undef DEBUG
  42. #define HOLLY_PCI_CFG_PHYS 0x7c000000
  43. int holly_exclude_device(struct pci_controller *hose, u_char bus, u_char devfn)
  44. {
  45. if (bus == 0 && PCI_SLOT(devfn) == 0)
  46. return PCIBIOS_DEVICE_NOT_FOUND;
  47. else
  48. return PCIBIOS_SUCCESSFUL;
  49. }
  50. static void holly_remap_bridge(void)
  51. {
  52. u32 lut_val, lut_addr;
  53. int i;
  54. printk(KERN_INFO "Remapping PCI bridge\n");
  55. /* Re-init the PCI bridge and LUT registers to have mappings that don't
  56. * rely on PIBS
  57. */
  58. lut_addr = 0x900;
  59. for (i = 0; i < 31; i++) {
  60. tsi108_write_reg(TSI108_PB_OFFSET + lut_addr, 0x00000201);
  61. lut_addr += 4;
  62. tsi108_write_reg(TSI108_PB_OFFSET + lut_addr, 0x0);
  63. lut_addr += 4;
  64. }
  65. /* Reserve the last LUT entry for PCI I/O space */
  66. tsi108_write_reg(TSI108_PB_OFFSET + lut_addr, 0x00000241);
  67. lut_addr += 4;
  68. tsi108_write_reg(TSI108_PB_OFFSET + lut_addr, 0x0);
  69. /* Map PCI I/O space */
  70. tsi108_write_reg(TSI108_PCI_PFAB_IO_UPPER, 0x0);
  71. tsi108_write_reg(TSI108_PCI_PFAB_IO, 0x1);
  72. /* Map PCI CFG space */
  73. tsi108_write_reg(TSI108_PCI_PFAB_BAR0_UPPER, 0x0);
  74. tsi108_write_reg(TSI108_PCI_PFAB_BAR0, 0x7c000000 | 0x01);
  75. /* We don't need MEM32 and PRM remapping so disable them */
  76. tsi108_write_reg(TSI108_PCI_PFAB_MEM32, 0x0);
  77. tsi108_write_reg(TSI108_PCI_PFAB_PFM3, 0x0);
  78. tsi108_write_reg(TSI108_PCI_PFAB_PFM4, 0x0);
  79. /* Set P2O_BAR0 */
  80. tsi108_write_reg(TSI108_PCI_P2O_BAR0_UPPER, 0x0);
  81. tsi108_write_reg(TSI108_PCI_P2O_BAR0, 0xc0000000);
  82. /* Init the PCI LUTs to do no remapping */
  83. lut_addr = 0x500;
  84. lut_val = 0x00000002;
  85. for (i = 0; i < 32; i++) {
  86. tsi108_write_reg(TSI108_PCI_OFFSET + lut_addr, lut_val);
  87. lut_addr += 4;
  88. tsi108_write_reg(TSI108_PCI_OFFSET + lut_addr, 0x40000000);
  89. lut_addr += 4;
  90. lut_val += 0x02000000;
  91. }
  92. tsi108_write_reg(TSI108_PCI_P2O_PAGE_SIZES, 0x00007900);
  93. /* Set 64-bit PCI bus address for system memory */
  94. tsi108_write_reg(TSI108_PCI_P2O_BAR2_UPPER, 0x0);
  95. tsi108_write_reg(TSI108_PCI_P2O_BAR2, 0x0);
  96. }
  97. static void __init holly_setup_arch(void)
  98. {
  99. struct device_node *np;
  100. if (ppc_md.progress)
  101. ppc_md.progress("holly_setup_arch():set_bridge", 0);
  102. tsi108_csr_vir_base = get_vir_csrbase();
  103. /* setup PCI host bridge */
  104. holly_remap_bridge();
  105. np = of_find_node_by_type(NULL, "pci");
  106. if (np)
  107. tsi108_setup_pci(np, HOLLY_PCI_CFG_PHYS, 1);
  108. ppc_md.pci_exclude_device = holly_exclude_device;
  109. if (ppc_md.progress)
  110. ppc_md.progress("tsi108: resources set", 0x100);
  111. printk(KERN_INFO "PPC750GX/CL Platform\n");
  112. }
  113. /*
  114. * Interrupt setup and service. Interrupts on the holly come
  115. * from the four external INT pins, PCI interrupts are routed via
  116. * PCI interrupt control registers, it generates internal IRQ23
  117. *
  118. * Interrupt routing on the Holly Board:
  119. * TSI108:PB_INT[0] -> CPU0:INT#
  120. * TSI108:PB_INT[1] -> CPU0:MCP#
  121. * TSI108:PB_INT[2] -> N/C
  122. * TSI108:PB_INT[3] -> N/C
  123. */
  124. static void __init holly_init_IRQ(void)
  125. {
  126. struct mpic *mpic;
  127. #ifdef CONFIG_PCI
  128. unsigned int cascade_pci_irq;
  129. struct device_node *tsi_pci;
  130. struct device_node *cascade_node = NULL;
  131. #endif
  132. mpic = mpic_alloc(NULL, 0, MPIC_BIG_ENDIAN |
  133. MPIC_SPV_EOI | MPIC_NO_PTHROU_DIS | MPIC_REGSET_TSI108,
  134. 24, 0,
  135. "Tsi108_PIC");
  136. BUG_ON(mpic == NULL);
  137. mpic_assign_isu(mpic, 0, mpic->paddr + 0x100);
  138. mpic_init(mpic);
  139. #ifdef CONFIG_PCI
  140. tsi_pci = of_find_node_by_type(NULL, "pci");
  141. if (tsi_pci == NULL) {
  142. printk(KERN_ERR "%s: No tsi108 pci node found !\n", __func__);
  143. return;
  144. }
  145. cascade_node = of_find_node_by_type(NULL, "pic-router");
  146. if (cascade_node == NULL) {
  147. printk(KERN_ERR "%s: No tsi108 pci cascade node found !\n", __func__);
  148. return;
  149. }
  150. cascade_pci_irq = irq_of_parse_and_map(tsi_pci, 0);
  151. pr_debug("%s: tsi108 cascade_pci_irq = 0x%x\n", __func__, (u32) cascade_pci_irq);
  152. tsi108_pci_int_init(cascade_node);
  153. irq_set_handler_data(cascade_pci_irq, mpic);
  154. irq_set_chained_handler(cascade_pci_irq, tsi108_irq_cascade);
  155. #endif
  156. /* Configure MPIC outputs to CPU0 */
  157. tsi108_write_reg(TSI108_MPIC_OFFSET + 0x30c, 0);
  158. }
  159. void holly_show_cpuinfo(struct seq_file *m)
  160. {
  161. seq_printf(m, "vendor\t\t: IBM\n");
  162. seq_printf(m, "machine\t\t: PPC750 GX/CL\n");
  163. }
  164. void holly_restart(char *cmd)
  165. {
  166. __be32 __iomem *ocn_bar1 = NULL;
  167. unsigned long bar;
  168. struct device_node *bridge = NULL;
  169. const void *prop;
  170. int size;
  171. phys_addr_t addr = 0xc0000000;
  172. local_irq_disable();
  173. bridge = of_find_node_by_type(NULL, "tsi-bridge");
  174. if (bridge) {
  175. prop = of_get_property(bridge, "reg", &size);
  176. addr = of_translate_address(bridge, prop);
  177. }
  178. addr += (TSI108_PB_OFFSET + 0x414);
  179. ocn_bar1 = ioremap(addr, 0x4);
  180. /* Turn on the BOOT bit so the addresses are correctly
  181. * routed to the HLP interface */
  182. bar = ioread32be(ocn_bar1);
  183. bar |= 2;
  184. iowrite32be(bar, ocn_bar1);
  185. iosync();
  186. /* Set SRR0 to the reset vector and turn on MSR_IP */
  187. mtspr(SPRN_SRR0, 0xfff00100);
  188. mtspr(SPRN_SRR1, MSR_IP);
  189. /* Do an rfi to jump back to firmware. Somewhat evil,
  190. * but it works
  191. */
  192. __asm__ __volatile__("rfi" : : : "memory");
  193. /* Spin until reset happens. Shouldn't really get here */
  194. for (;;) ;
  195. }
  196. void holly_power_off(void)
  197. {
  198. local_irq_disable();
  199. /* No way to shut power off with software */
  200. for (;;) ;
  201. }
  202. void holly_halt(void)
  203. {
  204. holly_power_off();
  205. }
  206. /*
  207. * Called very early, device-tree isn't unflattened
  208. */
  209. static int __init holly_probe(void)
  210. {
  211. unsigned long root = of_get_flat_dt_root();
  212. if (!of_flat_dt_is_compatible(root, "ibm,holly"))
  213. return 0;
  214. return 1;
  215. }
  216. static int ppc750_machine_check_exception(struct pt_regs *regs)
  217. {
  218. const struct exception_table_entry *entry;
  219. /* Are we prepared to handle this fault */
  220. if ((entry = search_exception_tables(regs->nip)) != NULL) {
  221. tsi108_clear_pci_cfg_error();
  222. regs->msr |= MSR_RI;
  223. regs->nip = entry->fixup;
  224. return 1;
  225. }
  226. return 0;
  227. }
  228. define_machine(holly){
  229. .name = "PPC750 GX/CL TSI",
  230. .probe = holly_probe,
  231. .setup_arch = holly_setup_arch,
  232. .init_IRQ = holly_init_IRQ,
  233. .show_cpuinfo = holly_show_cpuinfo,
  234. .get_irq = mpic_get_irq,
  235. .restart = holly_restart,
  236. .calibrate_decr = generic_calibrate_decr,
  237. .machine_check_exception = ppc750_machine_check_exception,
  238. .progress = udbg_progress,
  239. };