system.h 4.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168
  1. /*
  2. * Port on Texas Instruments TMS320C6x architecture
  3. *
  4. * Copyright (C) 2004, 2009, 2010, 2011 Texas Instruments Incorporated
  5. * Author: Aurelien Jacquiot (aurelien.jacquiot@jaluna.com)
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License version 2 as
  9. * published by the Free Software Foundation.
  10. */
  11. #ifndef _ASM_C6X_SYSTEM_H
  12. #define _ASM_C6X_SYSTEM_H
  13. #include <linux/linkage.h>
  14. #include <linux/irqflags.h>
  15. #define prepare_to_switch() do { } while (0)
  16. struct task_struct;
  17. struct thread_struct;
  18. asmlinkage void *__switch_to(struct thread_struct *prev,
  19. struct thread_struct *next,
  20. struct task_struct *tsk);
  21. #define switch_to(prev, next, last) \
  22. do { \
  23. current->thread.wchan = (u_long) __builtin_return_address(0); \
  24. (last) = __switch_to(&(prev)->thread, \
  25. &(next)->thread, (prev)); \
  26. mb(); \
  27. current->thread.wchan = 0; \
  28. } while (0)
  29. /* Reset the board */
  30. #define HARD_RESET_NOW()
  31. #define get_creg(reg) \
  32. ({ unsigned int __x; \
  33. asm volatile ("mvc .s2 " #reg ",%0\n" : "=b"(__x)); __x; })
  34. #define set_creg(reg, v) \
  35. do { unsigned int __x = (unsigned int)(v); \
  36. asm volatile ("mvc .s2 %0," #reg "\n" : : "b"(__x)); \
  37. } while (0)
  38. #define or_creg(reg, n) \
  39. do { unsigned __x, __n = (unsigned)(n); \
  40. asm volatile ("mvc .s2 " #reg ",%0\n" \
  41. "or .l2 %1,%0,%0\n" \
  42. "mvc .s2 %0," #reg "\n" \
  43. "nop\n" \
  44. : "=&b"(__x) : "b"(__n)); \
  45. } while (0)
  46. #define and_creg(reg, n) \
  47. do { unsigned __x, __n = (unsigned)(n); \
  48. asm volatile ("mvc .s2 " #reg ",%0\n" \
  49. "and .l2 %1,%0,%0\n" \
  50. "mvc .s2 %0," #reg "\n" \
  51. "nop\n" \
  52. : "=&b"(__x) : "b"(__n)); \
  53. } while (0)
  54. #define get_coreid() (get_creg(DNUM) & 0xff)
  55. /* Set/get IST */
  56. #define set_ist(x) set_creg(ISTP, x)
  57. #define get_ist() get_creg(ISTP)
  58. /*
  59. * Exception management
  60. */
  61. asmlinkage void enable_exception(void);
  62. #define disable_exception()
  63. #define get_except_type() get_creg(EFR)
  64. #define ack_exception(type) set_creg(ECR, 1 << (type))
  65. #define get_iexcept() get_creg(IERR)
  66. #define set_iexcept(mask) set_creg(IERR, (mask))
  67. /*
  68. * Misc. functions
  69. */
  70. #define nop() asm("NOP\n");
  71. #define mb() barrier()
  72. #define rmb() barrier()
  73. #define wmb() barrier()
  74. #define set_mb(var, value) do { var = value; mb(); } while (0)
  75. #define set_wmb(var, value) do { var = value; wmb(); } while (0)
  76. #define smp_mb() barrier()
  77. #define smp_rmb() barrier()
  78. #define smp_wmb() barrier()
  79. #define smp_read_barrier_depends() do { } while (0)
  80. #define xchg(ptr, x) \
  81. ((__typeof__(*(ptr)))__xchg((unsigned int)(x), (void *) (ptr), \
  82. sizeof(*(ptr))))
  83. #define tas(ptr) xchg((ptr), 1)
  84. unsigned int _lmbd(unsigned int, unsigned int);
  85. unsigned int _bitr(unsigned int);
  86. struct __xchg_dummy { unsigned int a[100]; };
  87. #define __xg(x) ((volatile struct __xchg_dummy *)(x))
  88. static inline unsigned int __xchg(unsigned int x, volatile void *ptr, int size)
  89. {
  90. unsigned int tmp;
  91. unsigned long flags;
  92. local_irq_save(flags);
  93. switch (size) {
  94. case 1:
  95. tmp = 0;
  96. tmp = *((unsigned char *) ptr);
  97. *((unsigned char *) ptr) = (unsigned char) x;
  98. break;
  99. case 2:
  100. tmp = 0;
  101. tmp = *((unsigned short *) ptr);
  102. *((unsigned short *) ptr) = x;
  103. break;
  104. case 4:
  105. tmp = 0;
  106. tmp = *((unsigned int *) ptr);
  107. *((unsigned int *) ptr) = x;
  108. break;
  109. }
  110. local_irq_restore(flags);
  111. return tmp;
  112. }
  113. #include <asm-generic/cmpxchg-local.h>
  114. /*
  115. * cmpxchg_local and cmpxchg64_local are atomic wrt current CPU. Always make
  116. * them available.
  117. */
  118. #define cmpxchg_local(ptr, o, n) \
  119. ((__typeof__(*(ptr)))__cmpxchg_local_generic((ptr), \
  120. (unsigned long)(o), \
  121. (unsigned long)(n), \
  122. sizeof(*(ptr))))
  123. #define cmpxchg64_local(ptr, o, n) __cmpxchg64_local_generic((ptr), (o), (n))
  124. #include <asm-generic/cmpxchg.h>
  125. #define _extu(x, s, e) \
  126. ({ unsigned int __x; \
  127. asm volatile ("extu .S2 %3,%1,%2,%0\n" : \
  128. "=b"(__x) : "n"(s), "n"(e), "b"(x)); \
  129. __x; })
  130. extern unsigned int c6x_core_freq;
  131. struct pt_regs;
  132. extern void die(char *str, struct pt_regs *fp, int nr);
  133. extern asmlinkage int process_exception(struct pt_regs *regs);
  134. extern void time_init(void);
  135. extern void free_initmem(void);
  136. extern void (*c6x_restart)(void);
  137. extern void (*c6x_halt)(void);
  138. #endif /* _ASM_C6X_SYSTEM_H */