pinctrl-nomadik.h 9.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266
  1. /*
  2. * Structures and registers for GPIO access in the Nomadik SoC
  3. *
  4. * Copyright (C) 2008 STMicroelectronics
  5. * Author: Prafulla WADASKAR <prafulla.wadaskar@st.com>
  6. * Copyright (C) 2009 Alessandro Rubini <rubini@unipv.it>
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. */
  12. #ifndef __PLAT_NOMADIK_GPIO
  13. #define __PLAT_NOMADIK_GPIO
  14. /*
  15. * pin configurations are represented by 32-bit integers:
  16. *
  17. * bit 0.. 8 - Pin Number (512 Pins Maximum)
  18. * bit 9..10 - Alternate Function Selection
  19. * bit 11..12 - Pull up/down state
  20. * bit 13 - Sleep mode behaviour
  21. * bit 14 - Direction
  22. * bit 15 - Value (if output)
  23. * bit 16..18 - SLPM pull up/down state
  24. * bit 19..20 - SLPM direction
  25. * bit 21..22 - SLPM Value (if output)
  26. * bit 23..25 - PDIS value (if input)
  27. * bit 26 - Gpio mode
  28. * bit 27 - Sleep mode
  29. *
  30. * to facilitate the definition, the following macros are provided
  31. *
  32. * PIN_CFG_DEFAULT - default config (0):
  33. * pull up/down = disabled
  34. * sleep mode = input/wakeup
  35. * direction = input
  36. * value = low
  37. * SLPM direction = same as normal
  38. * SLPM pull = same as normal
  39. * SLPM value = same as normal
  40. *
  41. * PIN_CFG - default config with alternate function
  42. */
  43. typedef unsigned long pin_cfg_t;
  44. #define PIN_NUM_MASK 0x1ff
  45. #define PIN_NUM(x) ((x) & PIN_NUM_MASK)
  46. #define PIN_ALT_SHIFT 9
  47. #define PIN_ALT_MASK (0x3 << PIN_ALT_SHIFT)
  48. #define PIN_ALT(x) (((x) & PIN_ALT_MASK) >> PIN_ALT_SHIFT)
  49. #define PIN_GPIO (NMK_GPIO_ALT_GPIO << PIN_ALT_SHIFT)
  50. #define PIN_ALT_A (NMK_GPIO_ALT_A << PIN_ALT_SHIFT)
  51. #define PIN_ALT_B (NMK_GPIO_ALT_B << PIN_ALT_SHIFT)
  52. #define PIN_ALT_C (NMK_GPIO_ALT_C << PIN_ALT_SHIFT)
  53. #define PIN_PULL_SHIFT 11
  54. #define PIN_PULL_MASK (0x3 << PIN_PULL_SHIFT)
  55. #define PIN_PULL(x) (((x) & PIN_PULL_MASK) >> PIN_PULL_SHIFT)
  56. #define PIN_PULL_NONE (NMK_GPIO_PULL_NONE << PIN_PULL_SHIFT)
  57. #define PIN_PULL_UP (NMK_GPIO_PULL_UP << PIN_PULL_SHIFT)
  58. #define PIN_PULL_DOWN (NMK_GPIO_PULL_DOWN << PIN_PULL_SHIFT)
  59. #define PIN_SLPM_SHIFT 13
  60. #define PIN_SLPM_MASK (0x1 << PIN_SLPM_SHIFT)
  61. #define PIN_SLPM(x) (((x) & PIN_SLPM_MASK) >> PIN_SLPM_SHIFT)
  62. #define PIN_SLPM_MAKE_INPUT (NMK_GPIO_SLPM_INPUT << PIN_SLPM_SHIFT)
  63. #define PIN_SLPM_NOCHANGE (NMK_GPIO_SLPM_NOCHANGE << PIN_SLPM_SHIFT)
  64. /* These two replace the above in DB8500v2+ */
  65. #define PIN_SLPM_WAKEUP_ENABLE (NMK_GPIO_SLPM_WAKEUP_ENABLE << PIN_SLPM_SHIFT)
  66. #define PIN_SLPM_WAKEUP_DISABLE (NMK_GPIO_SLPM_WAKEUP_DISABLE << PIN_SLPM_SHIFT)
  67. #define PIN_SLPM_USE_MUX_SETTINGS_IN_SLEEP PIN_SLPM_WAKEUP_DISABLE
  68. #define PIN_SLPM_GPIO PIN_SLPM_WAKEUP_ENABLE /* In SLPM, pin is a gpio */
  69. #define PIN_SLPM_ALTFUNC PIN_SLPM_WAKEUP_DISABLE /* In SLPM, pin is altfunc */
  70. #define PIN_DIR_SHIFT 14
  71. #define PIN_DIR_MASK (0x1 << PIN_DIR_SHIFT)
  72. #define PIN_DIR(x) (((x) & PIN_DIR_MASK) >> PIN_DIR_SHIFT)
  73. #define PIN_DIR_INPUT (0 << PIN_DIR_SHIFT)
  74. #define PIN_DIR_OUTPUT (1 << PIN_DIR_SHIFT)
  75. #define PIN_VAL_SHIFT 15
  76. #define PIN_VAL_MASK (0x1 << PIN_VAL_SHIFT)
  77. #define PIN_VAL(x) (((x) & PIN_VAL_MASK) >> PIN_VAL_SHIFT)
  78. #define PIN_VAL_LOW (0 << PIN_VAL_SHIFT)
  79. #define PIN_VAL_HIGH (1 << PIN_VAL_SHIFT)
  80. #define PIN_SLPM_PULL_SHIFT 16
  81. #define PIN_SLPM_PULL_MASK (0x7 << PIN_SLPM_PULL_SHIFT)
  82. #define PIN_SLPM_PULL(x) \
  83. (((x) & PIN_SLPM_PULL_MASK) >> PIN_SLPM_PULL_SHIFT)
  84. #define PIN_SLPM_PULL_NONE \
  85. ((1 + NMK_GPIO_PULL_NONE) << PIN_SLPM_PULL_SHIFT)
  86. #define PIN_SLPM_PULL_UP \
  87. ((1 + NMK_GPIO_PULL_UP) << PIN_SLPM_PULL_SHIFT)
  88. #define PIN_SLPM_PULL_DOWN \
  89. ((1 + NMK_GPIO_PULL_DOWN) << PIN_SLPM_PULL_SHIFT)
  90. #define PIN_SLPM_DIR_SHIFT 19
  91. #define PIN_SLPM_DIR_MASK (0x3 << PIN_SLPM_DIR_SHIFT)
  92. #define PIN_SLPM_DIR(x) \
  93. (((x) & PIN_SLPM_DIR_MASK) >> PIN_SLPM_DIR_SHIFT)
  94. #define PIN_SLPM_DIR_INPUT ((1 + 0) << PIN_SLPM_DIR_SHIFT)
  95. #define PIN_SLPM_DIR_OUTPUT ((1 + 1) << PIN_SLPM_DIR_SHIFT)
  96. #define PIN_SLPM_VAL_SHIFT 21
  97. #define PIN_SLPM_VAL_MASK (0x3 << PIN_SLPM_VAL_SHIFT)
  98. #define PIN_SLPM_VAL(x) \
  99. (((x) & PIN_SLPM_VAL_MASK) >> PIN_SLPM_VAL_SHIFT)
  100. #define PIN_SLPM_VAL_LOW ((1 + 0) << PIN_SLPM_VAL_SHIFT)
  101. #define PIN_SLPM_VAL_HIGH ((1 + 1) << PIN_SLPM_VAL_SHIFT)
  102. #define PIN_SLPM_PDIS_SHIFT 23
  103. #define PIN_SLPM_PDIS_MASK (0x3 << PIN_SLPM_PDIS_SHIFT)
  104. #define PIN_SLPM_PDIS(x) \
  105. (((x) & PIN_SLPM_PDIS_MASK) >> PIN_SLPM_PDIS_SHIFT)
  106. #define PIN_SLPM_PDIS_NO_CHANGE (0 << PIN_SLPM_PDIS_SHIFT)
  107. #define PIN_SLPM_PDIS_DISABLED (1 << PIN_SLPM_PDIS_SHIFT)
  108. #define PIN_SLPM_PDIS_ENABLED (2 << PIN_SLPM_PDIS_SHIFT)
  109. #define PIN_LOWEMI_SHIFT 25
  110. #define PIN_LOWEMI_MASK (0x1 << PIN_LOWEMI_SHIFT)
  111. #define PIN_LOWEMI(x) (((x) & PIN_LOWEMI_MASK) >> PIN_LOWEMI_SHIFT)
  112. #define PIN_LOWEMI_DISABLED (0 << PIN_LOWEMI_SHIFT)
  113. #define PIN_LOWEMI_ENABLED (1 << PIN_LOWEMI_SHIFT)
  114. #define PIN_GPIOMODE_SHIFT 26
  115. #define PIN_GPIOMODE_MASK (0x1 << PIN_GPIOMODE_SHIFT)
  116. #define PIN_GPIOMODE(x) (((x) & PIN_GPIOMODE_MASK) >> PIN_GPIOMODE_SHIFT)
  117. #define PIN_GPIOMODE_DISABLED (0 << PIN_GPIOMODE_SHIFT)
  118. #define PIN_GPIOMODE_ENABLED (1 << PIN_GPIOMODE_SHIFT)
  119. #define PIN_SLEEPMODE_SHIFT 27
  120. #define PIN_SLEEPMODE_MASK (0x1 << PIN_SLEEPMODE_SHIFT)
  121. #define PIN_SLEEPMODE(x) (((x) & PIN_SLEEPMODE_MASK) >> PIN_SLEEPMODE_SHIFT)
  122. #define PIN_SLEEPMODE_DISABLED (0 << PIN_SLEEPMODE_SHIFT)
  123. #define PIN_SLEEPMODE_ENABLED (1 << PIN_SLEEPMODE_SHIFT)
  124. /* Shortcuts. Use these instead of separate DIR, PULL, and VAL. */
  125. #define PIN_INPUT_PULLDOWN (PIN_DIR_INPUT | PIN_PULL_DOWN)
  126. #define PIN_INPUT_PULLUP (PIN_DIR_INPUT | PIN_PULL_UP)
  127. #define PIN_INPUT_NOPULL (PIN_DIR_INPUT | PIN_PULL_NONE)
  128. #define PIN_OUTPUT_LOW (PIN_DIR_OUTPUT | PIN_VAL_LOW)
  129. #define PIN_OUTPUT_HIGH (PIN_DIR_OUTPUT | PIN_VAL_HIGH)
  130. #define PIN_SLPM_INPUT_PULLDOWN (PIN_SLPM_DIR_INPUT | PIN_SLPM_PULL_DOWN)
  131. #define PIN_SLPM_INPUT_PULLUP (PIN_SLPM_DIR_INPUT | PIN_SLPM_PULL_UP)
  132. #define PIN_SLPM_INPUT_NOPULL (PIN_SLPM_DIR_INPUT | PIN_SLPM_PULL_NONE)
  133. #define PIN_SLPM_OUTPUT_LOW (PIN_SLPM_DIR_OUTPUT | PIN_SLPM_VAL_LOW)
  134. #define PIN_SLPM_OUTPUT_HIGH (PIN_SLPM_DIR_OUTPUT | PIN_SLPM_VAL_HIGH)
  135. #define PIN_CFG_DEFAULT (0)
  136. #define PIN_CFG(num, alt) \
  137. (PIN_CFG_DEFAULT |\
  138. (PIN_NUM(num) | PIN_##alt))
  139. #define PIN_CFG_INPUT(num, alt, pull) \
  140. (PIN_CFG_DEFAULT |\
  141. (PIN_NUM(num) | PIN_##alt | PIN_INPUT_##pull))
  142. #define PIN_CFG_OUTPUT(num, alt, val) \
  143. (PIN_CFG_DEFAULT |\
  144. (PIN_NUM(num) | PIN_##alt | PIN_OUTPUT_##val))
  145. /*
  146. * "nmk_gpio" and "NMK_GPIO" stand for "Nomadik GPIO", leaving
  147. * the "gpio" namespace for generic and cross-machine functions
  148. */
  149. #define GPIO_BLOCK_SHIFT 5
  150. #define NMK_GPIO_PER_CHIP (1 << GPIO_BLOCK_SHIFT)
  151. /* Register in the logic block */
  152. #define NMK_GPIO_DAT 0x00
  153. #define NMK_GPIO_DATS 0x04
  154. #define NMK_GPIO_DATC 0x08
  155. #define NMK_GPIO_PDIS 0x0c
  156. #define NMK_GPIO_DIR 0x10
  157. #define NMK_GPIO_DIRS 0x14
  158. #define NMK_GPIO_DIRC 0x18
  159. #define NMK_GPIO_SLPC 0x1c
  160. #define NMK_GPIO_AFSLA 0x20
  161. #define NMK_GPIO_AFSLB 0x24
  162. #define NMK_GPIO_LOWEMI 0x28
  163. #define NMK_GPIO_RIMSC 0x40
  164. #define NMK_GPIO_FIMSC 0x44
  165. #define NMK_GPIO_IS 0x48
  166. #define NMK_GPIO_IC 0x4c
  167. #define NMK_GPIO_RWIMSC 0x50
  168. #define NMK_GPIO_FWIMSC 0x54
  169. #define NMK_GPIO_WKS 0x58
  170. /* These appear in DB8540 and later ASICs */
  171. #define NMK_GPIO_EDGELEVEL 0x5C
  172. #define NMK_GPIO_LEVEL 0x60
  173. /* Alternate functions: function C is set in hw by setting both A and B */
  174. #define NMK_GPIO_ALT_GPIO 0
  175. #define NMK_GPIO_ALT_A 1
  176. #define NMK_GPIO_ALT_B 2
  177. #define NMK_GPIO_ALT_C (NMK_GPIO_ALT_A | NMK_GPIO_ALT_B)
  178. #define NMK_GPIO_ALT_CX_SHIFT 2
  179. #define NMK_GPIO_ALT_C1 ((1<<NMK_GPIO_ALT_CX_SHIFT) | NMK_GPIO_ALT_C)
  180. #define NMK_GPIO_ALT_C2 ((2<<NMK_GPIO_ALT_CX_SHIFT) | NMK_GPIO_ALT_C)
  181. #define NMK_GPIO_ALT_C3 ((3<<NMK_GPIO_ALT_CX_SHIFT) | NMK_GPIO_ALT_C)
  182. #define NMK_GPIO_ALT_C4 ((4<<NMK_GPIO_ALT_CX_SHIFT) | NMK_GPIO_ALT_C)
  183. /* Pull up/down values */
  184. enum nmk_gpio_pull {
  185. NMK_GPIO_PULL_NONE,
  186. NMK_GPIO_PULL_UP,
  187. NMK_GPIO_PULL_DOWN,
  188. };
  189. /* Sleep mode */
  190. enum nmk_gpio_slpm {
  191. NMK_GPIO_SLPM_INPUT,
  192. NMK_GPIO_SLPM_WAKEUP_ENABLE = NMK_GPIO_SLPM_INPUT,
  193. NMK_GPIO_SLPM_NOCHANGE,
  194. NMK_GPIO_SLPM_WAKEUP_DISABLE = NMK_GPIO_SLPM_NOCHANGE,
  195. };
  196. /* Older deprecated pin config API that should go away soon */
  197. extern int nmk_config_pin(pin_cfg_t cfg, bool sleep);
  198. extern int nmk_config_pins(pin_cfg_t *cfgs, int num);
  199. extern int nmk_config_pins_sleep(pin_cfg_t *cfgs, int num);
  200. extern int nmk_gpio_set_slpm(int gpio, enum nmk_gpio_slpm mode);
  201. extern int nmk_gpio_set_pull(int gpio, enum nmk_gpio_pull pull);
  202. #ifdef CONFIG_PINCTRL_NOMADIK
  203. extern int nmk_gpio_set_mode(int gpio, int gpio_mode);
  204. #else
  205. static inline int nmk_gpio_set_mode(int gpio, int gpio_mode)
  206. {
  207. return -ENODEV;
  208. }
  209. #endif
  210. extern int nmk_gpio_get_mode(int gpio);
  211. extern void nmk_gpio_wakeups_suspend(void);
  212. extern void nmk_gpio_wakeups_resume(void);
  213. extern void nmk_gpio_clocks_enable(void);
  214. extern void nmk_gpio_clocks_disable(void);
  215. extern void nmk_gpio_read_pull(int gpio_bank, u32 *pull_up);
  216. /*
  217. * Platform data to register a block: only the initial gpio/irq number.
  218. */
  219. struct nmk_gpio_platform_data {
  220. char *name;
  221. int first_gpio;
  222. int first_irq;
  223. int num_gpio;
  224. u32 (*get_secondary_status)(unsigned int bank);
  225. void (*set_ioforce)(bool enable);
  226. bool supports_sleepmode;
  227. };
  228. #endif /* __PLAT_NOMADIK_GPIO */